
ECONORAM IV USER'S MANUAL



16K x 8 static memory • S-100 using TM\$40L44/MM5257 · 4MHz

4104892



Table of contents

About Econoram IV	3
Technical overview	3
Parts list	3
Assembly procedures	4
	5
Construction	6
Memory address assignment/disable	7
Memory protect switches	7
Write strobe select switch	7
Phantom line	7
Caution	7
Schematics	
Memory testing	
Memory testing routine	
Circuit description	
Customer service information	
Limited warranty information	

ABOUT ECONORAM IV

Congratulations on your decision to purchase ECONORAM IV, a 16K x 8 memory board designed specifically for electrical and mechanical compatibility with the S-100 buss standard. The S-100 buss currently is one of the most popular in the industry and by far the most prolific: we believe this board, with the rest of the S-100 portion of the ECONORAM family, is one of the best memory boards available for that buss.

We recommend that the parts in this kit be checked against the parts list for completeness and that these instructions be read through carefully before starting. Completion of the assembly should take from one to four hours. depending on previous assembly experience, and upon completion, you will discover -- as thousands of satisfied ECONORAM owners have discovered -- the pleasure of using a fine memory board that just works, and works, and works.

As the first company to nationally offer memory kits to computer hobbyists, we again thank you for choosing ECONORAM IV . . . welcome to the club.

TECHNICAL OVERVIEW

This board incorporates proven static memory technology. There are currently two popular types of memory being used in products such as this: static and dynamic. Static memories are the overwhelming choice in applications where speed, complexity, ease of use, and reliability must all be considered ... there is no refresh slowdown, the CPU is freed from the drudgery of caretaking the memory, and techniques such as direct memory access (DMA) are far more reliable and easier to implement.

The individual memory ICs used on this board are grouped together to form a single 16K x 8 block of memory. addressable on any 16K boundary using the on-board dip switch (no jumpers required). Additional features include write protect switches for each 4K sector of the 16K block, a write strobe selection switch which allows use of memory in systems with or without a front panel (MWRITE strobe): allowance for use with or without the PHANTOM line; thorough capacitor bypassing of supply lines to suppress transients; plus on-board regulation and heat-sinking for reliably cool operation. All this and sockets for all ICs go onto a double-sided, solder-masked printed circuit board with a complete component-layout legend.

Parts List

Upon receipt of your kit, of	check your parts a	gainst the list below.
------------------------------	--------------------	------------------------

iit board.

INTEGRATED CIRCUITS (note: the following parts may have letter suffixes and prefixes along with the key numbers given below.)

- (32)TMS4044 or MM5257N-3L memories (U11 - U42)
- 74LS00 nand gate (U2) (1)
- (1)74LS02 nor gate (U3)
- (3)74LS04 hex inverters (U4 - U6)
- (1)74LS240 TRI-STATE* inverters (U7)
- (1) 74LS139 dual 1 of 4 decoder (U1)
 - (3)7805 positive 5V regulators (U8 - U10)

OTHER ELECTRONIC COMPONENTS

- 2.7K ohm resistors (red-violet-red; R1 R7) (7)
 - (6)39uF tantalum capacitors (C1 - C6)
- (14)ceramic disk bypass capacitors*

MECHANICAL COMPONENTS

- (39)low profile sockets*
- (1) slide switch (S2)
- (1) 8 pole dip switch (S1)
- (3)heat sinks for regulator ICs
 - (3)6-32 bolts
 - (3)6-32 lockwashers
- (3)6-32 nuts

(1) instruction booklet

^{*}supplied already soldered to board.

ASSEMBLY PROCEDURES

Proper operation of your kit depends on good soldering technique, along with correct identification and handling of the various parts used during construction. Read this manual thoroughly before plugging in your soldering iron.

SOLDERING TECHNIQUES. The Econoram Board is *solder-masked*. In case you are not familiar with solder-masked boards, they are similar to standard PC boards, but are screened with a solder-resistant coating. This mask is screened over the entire board, except where there are solder connections to be made; since solder does not comfortably hold to or flow over the resist, the chances of getting a bridge between tight, adjacent traces are decidedly minimized.

However, soldering a solder-masked board requires a bit of care. All soldering is performed on the *solder* side of the board; we recommend keeping all component leads straight up at all times, not bent over as with some other types of boards (see figure 1). When soldering, bring the iron tip in at an angle, against the board pad and component lead; then feed in a tiny bit of solder at opposite ends of the lead (see figure 2). This makes a good joint with no excess solder. *NOTE: Use of any type of solder other than rosin core solder invalidates the warranty. Do not use any type of solder paste or corrosive flux under any conditions.*

in this kit; each one must be oriented correctly for proper operation. Most ICs have a dot near one corner that indicates pin 1 (see figure 3); sometimes this dot appears in conjunction with a deeply cut notch or circle. Other types indicate the pin 1 end of the IC by a deep notch, or a notch within a shallow circle (see figure 4). In case of doubt, place the IC in front of you so that any identifying numbers read from left to right; pin 1 is almost always in the lower left-hand corner (figure 5).

Additionally, the 6 tantalum capacitors must be correctly identified as to the (+) and (-) ends. The (+) end is the rounded end and is also identified with a (+) mark on the body (see figure 6).

HANDLING OF PARTS. All integrated circuits may be damaged by static electricity discharges; however, MOSICs - such as the memory ICs included with your kit - are most susceptible to this problem. You can easily accumulate a static charge on your body in the thousands-of-Volts range (say, by walking across a rug on a dry day). If you then touch the pins of an IC, those thousands of Volts flow into the IC and can damage the internal structure. To prevent this from happening, leave the ICs in their protective foil until needed; then, before plugging in each IC, touch the protective foil with your finger to drain off any residual charge. Also, avoid wearing clothing that is prone to generating static electricity during construction (such as sweaters, certain types of acrylic fabrics, and so on).

Another caution concerns the mounting of resistors. These are small, somewhat fragile parts, and excessive force used while bending the leads may cause damage or crack the part. Either use a commercial lead bender (available from Godbout's and many other electronic vendors), or use needlenose pliers to grasp the lead close to the body of the resistor and then bend the lead downward (see figure 7).




Figure 1.




Figure 2.




Figure 3. Figure 4.




Figure 6.





Figure 7.



Component Layout



CONSTRUCTION

Keeping the preceding information in mind, it is now time to mount the various components and install the ICs into their sockets. Orient the board as shown in the component layout; then referring to this layout, follow the steps below in the order given.

1. Bend leads, mount, and solder the resistors in place as indicated.

2. Bend leads, mount and solder the 6 tantalum capacitors in place as indicated, carefully observing the orientation of the (+) end.

3. Mount the slide switch in position as shown in figure 8 (note: orientation is not important).

☐ 4. Mount the three regulators and the regulator heat sinks in place. Referring to figure 9, observe that the heat sinks mount on top of the board, and then, the regulators mount on top of the heat sinks. If desired, a small dab of heat sink compound may be added between the regulator cases and heat sinks to improve thermal transfer from regulator to sink. Again referring to figure 9, bend all regulator leads as shown, then bolt the heat sink regulator assembles into place using the provided nut, bolt, and lockwasher hardware. After these assemblies are in place, solder the regulator leads on the non-component side of the board.

5. Observe the 8 pole dip switch. The side with the number 1-8 faces the upper edge of the board (see figure 8). Mount the switch in place, and then solder. (Note: May be already soldered in place.)

© 6. Before proceeding, check your work so far by testing the board for any shorts between supply lines and ground. Referring to figure 10, use a Voltmeter to test for a shorted condition at the test points indicated on the regulator.


Perform this test at each regulator. If you find a short circuit at any of these points, carefully check over your board for the cause of the short. If all readings are satisfactory, proceed with construction of the board.


7. Prepare to plug in all ICs in accordance with the component layout, page 5. All ICs should have the pin 1 end facing towards the *left* side of the board; any numbers or other markings on the IC should be right side up with the board oriented as shown in the component layout. If any of the writing is upside down, the IC may not be correctly inserted.

A common problem with boards returned for repair is improper insertion of the IC; sometimes a lead from the IC will bend *under* the part instead of going into the socket contacts. We recommend inserting each IC halfway, and verifying visually that all pins are indeed going into the socket. Then, push the IC in the rest of the way.

Keeping the preceding in mind, insert the support ICs first, and then insert all memory IC.

☐ 8. Check your work over carefully for errors in construction, improperly inserted ICs, or improper polarity of the tantalum capacitors. If all is well, assembly of your board is now complete.








Figure 10.

MEMORY ADDRESS ASSIGNMENT

This board is addressable as a single 16K block on any 16K boundary. DiP switch positions 1-4 select which 16K area of memory the board will be associated with as follows:

- 1 0000 3FFF (hex)
- 2 4000 7FFF (hex)
- a 8000 BFFF (hex)
- 4 C000 FFFF (hex)

Only one of these four switches may be up (on) at a time, however, all four may be down which will deselect the board (content of the memory may neither be changed nor read) and the board is transparent to the system allowing other boards to be addressed to that area as long as it is disabled.

MEMORY PROTECT SWITCHES

DIP switch positions 5-8 are write enable switches. Inversely they may be used for manual write protection of the memory. Each enable protects 1/4 of the 16K block of memory (4K) as follows:

- 5 1st 4K of 16K block
- 6 2nd 4K of 16K block
- 7 3rd 4K of 16K block
- 8 4th 4K of 16K block

Any combination of these four switches may be up/on with up write enabling the particular 4K area and down write protecting that area.

WRITE STROBE SELECT SWITCH

This switch selects use or non-use of the S-100 buss signal MWRITE (pin 68). This signal is normally produced by a front panel and would not be available in front panel-less machines; however, some CPU boards now implement this signal. If MWRITE is present in your machine, place the slide switch in the center position. If not present, this switch should be in the up position.

PHANTOM LINE =

In response to increasing numbers of users who have requested inclusion of "Phantom" line, Buss pin 67 which is often used for implementing power on jump features. This board is designed for use with active or inactive phantom lines. Boards which are revision "A" or earlier have this line solidly connected. Revision "B" and later boards require a jumper to implement this feature (see figure 11).

CAUTION

Some manufacturers use the PHANTOM line (buss pin 67) for a refresh signal. This will conflict with the PHANTOM feature, and cause boards with PHANTOM to fail. If your system has this conflict it must be resolved by either eliminating the refresh signal on the CPU board or disabling the PHANTOM feature on this and other boards.

On revision "A" or earlier boards the Phantom feature may be disabled by cutting the trace where it leaves buss pin 67. On revision "B" and later boards the PHANTOM feature is disabled if the jumper is NOT CONNECTED on the trace to buss pin 67 (see figure 11).

If you want the PHANTOM feature, the conflicting refresh signal may be eliminated (IF NOT USED ELSEWHERE IN THE SYSTEM) by cutting the trace connected to buss pin 67 on the CPU board. BE SURE OF YOUR SYSTEM CONFIGURATION BEFORE CUTTING ANY TRACES.






Figure 11.

SCHEMATIC - ECONORAM IV





SCHEMATIC - ECONORAM IV

MEMORY TESTING

If the memory board seems to be working properly, the Memory Testing Routine (figure 13) can be used to give the board a more thorough workout. It is rather slow; but will do the job well. It can be entered via editor/assembler or front panel switches.

The routine is set up to test 16K from 4000 hex up to 8000 hex. This may be changed by entering a different starting address at "STRT" (3001 - 3002) and/or a different end address at "END" (3004 - high order byte only).

If the memory passes the test it starts over again. You may on the other hand, insert a jump instruction at "MARK" to some user routine or, if desired the user may enter an output instruction or, can do a notification routine at "MARK" to show successful completion and restart.


If the memory fails the test, critical information is stored and the routine enters a software "HALT", that is a "jump to here' at "SHLT". Front panel lights, if any, will show this state. The user may then use the front panel or dump routines to display the following stored failure info:

3069* "FDE" = D, E pair . . . D is the fill character and E is the test character 306B* "FHL" = H, L pair . . . the failure address 306D* "FOUT" = the data expected at this address 306E* "FIN" = the data read from, the address * address from Memory Testing Routine Listina.

The user may replace the "jump" at "SHLT" with a jump to a display or notification routine.

The difference between "FOUT" and "FIN" should indicate which bit is failing, indicating which chip or area is causing the problem.

This test will find most of the harder to distinguish errors.



3080 21 00 40 0010 STRT LXI H.4000M NU								
30868 32 STA FIN 3088 84 864 MVI A.18H 3088 84 865 ADD H 3086 16 867 MVI D.0 3080 16 86 907 MVI D.0 3080 16 86 907 MVI D.0 3081 16 86 907 MVI D.0 3013 AF 608 MVI E.0FFH 3013 AF 610 XRA A 3015 7B 6126 SCND MOV A.0 3015 7B 6126 MOV A.C B.0 3017 7B 6150 MOV A.C B.0 3018 7B 6150 MOV A.C B.0 B.0 A.D A.D <td>3000</td> <td>2]</td> <td>00</td> <td>40</td> <td>0010</td> <td>STRT</td> <td>LXI</td> <td>H,4000H</td>	3000	2]	00	40	0010	STRT	LXI	H,4000H
3088 3E 18	3003	3E	80		0020	END	MVI	A - 8 GH
3888	3005	32	6E	3Ø	0030		STA	FIN
3888	3008	3E	10		0040		MVI	A. IØH
388E 4F								
388C 16 86								•
380E 1E FF			a a					
3813 AF				/				
3813 AF 3814 47 3816 47 3816 5A 3818 79 3828 79 3838 79 3838 79 3838 79 3838 79 3839 79 3839 79 3839 79 3837 79 3837 79 3837 79 3837 79 3838 79 3839 79 3849 79 3859 79 3859 79 3869 79 3878 79 3889 79 3899 79 3899 79 3899 79 3899 79 3899 79 3899 79 3899 79 3899 79 3899 79 3899 79 3899 79 3899 79 3899 79 3899 79 3899 79 3899 79 3999 79 3999 79 3999 79 3999 79 3999 79 3999 79 3999 79 3999 7999 7								
3015 7B			65	30		DONE		STAD
3015 7B	3013	AF			0100		XRA	A
3816 5A	3014	47			0110		MOV	B,A
3017 57	3015	7B			0120	SCND	MOV	A.E
3817 57	3016	5A			@13@		MOV	E.D
3818 79	3017	57			0140			D.A
3819 2A 65 36 36 36 36 36 36 37 37								
381C 72 301D 23 301E BC 301F C2 1C 30 302E 2A 65 30 302E 3C 73 302E 5C 73 302E 73 302E 73 302E 78 302C 78 303C			45	3.01				
301D 23			00	35		E111		
381E BC 6198 CMP H 381F C2 1C 38 6208 JNZ FILL 3822 2A 65 38 6210 LHLD STAD 3825 73 6220 NEXT MOV A.E 3826 78 6230 MOV A.E 3827 BE 0240 CMP M 3828 79 6266 MOV A.C 382E 70 6268 SUB H 382E 71 MOD MOD A.C 383E 80 6326 JZ SCND <t< td=""><td></td><td></td><td></td><td></td><td></td><td>11111</td><td></td><td>-</td></t<>						11111		-
381F C2 1C 38								
3822 24 65 36		-						
3825 73 6220 NEXT MOV A,E 3826 7B 6230 MOV A,E 3827 BE 6240 CMP M 3828 C2 6F 30 6250 JNZ FAIL 382D 94 6260 MOV A,C 3620 JNZ NDON 382D 94 6280 SUB H 3620 JNZ NDON 3831 B8 6300 CMP B B 3630 CMP B 3831 B8 6300 CMP B <		∘¢2,	10		0200		JNZ	FILL
3826 7B 8238 MOV A,E 3827 BE 8248 CMP M 3828 C2 6F 38 8256 JNZ FAIL 3828 79 8268 MOV A,C 3820 22 8278 INX H 3820 94 8288 SUB H 3821 88 6300 CMP B 3831 88 6300 CMP B 3833 CA 15 38 6328 JZ SCND 3833 CA 15 38 6328 JZ SCND 3838 68 6338 6332 JC SCND 3838 80 6338 6332 NOP 3838 80 6338 6332 NOP 3840 CA 80 38 6366 JZ STRT 3841 CA 90 38 6366 JZ STRT 3842 CA 80 38 6366 JZ STRT 3844 CA 90 38 6366 JZ STRT 3844 CA 10 38 6366 JZ STRT 3844 CA 10 38 6340 MOV A,C 3844 CA 10 38 6406 MVI L,Ø 3844 CA 10 38 6426 JMP DONE	3022	2A	65	30	Ø21Ø		LHLD	5TAD
3827 BE 3828 C2 6F 38 8248 CMP M 3828 C2 6F 38 8258 JNZ FAIL 3828 79 8268 SUB H 3820 94 8288 SUB H 3821 BB 8288 CMP B 3832 44 8310 MOV B,H 3833 CA 15 38 8320 JZ SCND 3836 A66 38 8325 LDA STAD+1 3838 88 8338 MARK NOP 3844 CA/88 38 8368 JZ STRT 3843 79 8358 CMP C 3844 CA/88 38 8368 JZ STRT 3844 79 8388 MOV H,A 3845 2E 88 838 8368 JZ STRT 3844 C3 18 38 8388 MOV H,A 3846 CA/88 38 8388 MOV H,A 3847 C6 18 8488 MOV H,A 3848 C3 18 38 8428 JMP DONE 3858 74 8448 LOPB MOV A,C 3858 74 8448 LOPB MOV A,C 3858 74 8448 LOPB MOV A,C 3858 75 8448 JNZ LOPA 3859 79 8448 JNZ LOPA 3855 2C 8468 JNZ LOPA 3856 C2 51 38 8488 JNZ LOPA 3857 A2 8488 JNZ LOPA 3858 BC 8458 LOPA CMP M 3858 C2 51 38 8488 JNZ LOPA 3859 79 8498 MOV A,C 3858 BC 8588 LHLD NXAD 3859 79 8498 MOV A,C 3866 JNZ LOPB 3857 A2 8588 MOV A,C 3866 MXAD DS 2 3867 A2 8688 JNZ LOPB 3857 A2 8689 M558 STAD DS 2 38667 BC 8588 FLD S2 38667 BC 8588 FLD S2 38668 JB 5588 FLD S2 38669 M558 FLD S2 38670 JNZ LOPB 3877 TE 8638 MOV A,M 3878 BC 878 FIN DS 1 3877 BC 26 69 38 8668 SHLD FDE 3877 C3 7D 38 8668 SHLD FDE 3877 C3 7D 38 8668 SHLD FDE	3025	73			0220	NEXT	MOV	M.E
3027 BE 3028. C2 6F 30 0250 JNZ FAIL 3028. C2 6F 30 0250 JNZ FAIL 3020 94 0260 MOV A,C 3020 94 0260 SUB H 3020 94 0260 CMP B 3031 BB 0300 CMP B 3032 44 0310 MOV B,H 3033 CA 15 30 0320 JZ SCND 3036 3A 66 30 0325 LDA STAD+1 3039 00 0331 NOP 3038 00 0331 NOP 3038 00 0331 NOP 3038 00 0331 NOP 3040 CA/00 30 0350 CMP C 3044 67 0350 CMP C 3044 67 0350 CMP C 3044 67 0350 JZ STRT 3043 79 0350 MOV A,C 3044 67 0380 MOV H,A 3045 2E 00 0390 MVI L,0 3047 C6 10 0400 ADI 10H 3048 C3 10 30 0420 JMP DONE 3048 C3 10 30 0420 JMP DONE 3048 C3 10 30 0420 JMP DONE 3049 22 6F 30 0430 NON SHLD NXAD 3050 7A 0440 LOPB MOV A,C 3055 ZC 05 30 0420 JNZ FAIL 3055 ZC 05 30 0420 JNZ FAIL 3055 CC 51 30 0430 LOPA CMP M 3055 ZC 05 30 0420 JNZ LOPA 3055 ZC 05 30 0540 JNZ LOPA 3055 ZC 05 30 0520 JNZ LOPA 3055 ZC 05 30 0520 JNZ LOPA 3056 C2 51 30 0520 JNZ LOPA 3057 ZA 0550 STAD DS 2 3056 ZC 05 30 0540 JNZ LOPB 3057 ZC 0560 NXAD DS 2 3056 ZC 05 30 0540 JNZ LOPB 3057 ZC 0560 NXAD DS 2 3056 ZC 05 30 0540 JNZ LOPB 3057 ZC 0560 NXAD DS 2 3056 ZC 05 30 0550 STAD DS 2 3057 ZC 05 30 0550 STA	3026	7B			0230		MOV	A,E
3828. C2 6F 36 8250 JNZ FAIL 3828 79 8260 MOV A.C 3820 23 8270 INX H 3820 31 B8 8280 SUB H 3831 B8 9300 CMP B 3832 44 8310 MOV B.H 3833 64 8320 JZ SCND 3839 68 6325 LDA STAD+1 3838 80 6331 NOP 3838 80 6332 NOP 3838 80 6332 NOP 3837 89/ 6336 6332 3837 89/ 6336 6332 3844 CA 80 38 6360 JZ STRT 3843 79 6370 MOV A.C 3844 67 6380 MOV H.A 3844 67 6380 MOV H.A 3844 67 6380 MOV B.H 3844 67 6380 MOV B.H 3844 67 6380 MOV B.H 3844 67 6400 MOV B.H 3844 67 6400 MOV B.H 3844 69 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>								
382B 79 8266 MOV A,C 382C 23 8278 INX H 382D 94 8288 SUB H 382E C2 4D 30 8290 JNZ NDON 3831 B8 6300 CMP B 3832 L4 8310 MOV BH 3833 CA 15 30 6320 JZ SCND 3836 3A 66 30 6325 LDA STAD+1 3838 80 6331 NOP 3838 80 6332 NOP 3838 80 6332 NOP 3838 80 6332 NOP 3838 80 6332 NOP 3843 79 6356 CMP C 3843 79 6356 JZ STRT 3843 79 6370 MOV H,A 3843 79 6370 MOV H,A 3843 79 6390 MVI L,B 38440 CA 100			6F	30				
302C 23 302D 94 302D 94 302D 94 302E C2 4D 30 302P G2 5UB H 3031 BB 6300 CMP B 3031 CM 15 30 3031 CA 15 30 3032 JZ SCND 3033 GA 15 30 3033 GA 66 30 3033 MARK NOP 3033 00 3033 00 3034 00 3035 00 3035 00 3036 00 3037 00 3038 00 3031 NOP 3038 00 3032 NOP 3040 CA 00 30 3030 MARK NOP 3040 CA 00 30 3050 CMP C 3040 CA 00 30 3050 JZ STRT 3043 70 3050 MOV A.C 3050 CMP C 3050 JZ STRT 3043 70 3050 JZ STRT 3044 C7 3050 MOV A.C 3050 JZ STRT 3044 C7 3050 JZ STRT 3044 C7 3050 MOV A.C 3050 JMP DONE 3044 C7 3050 JMP DONE			٠.	35				
302D 94 302E C2 4D 30 3031 B8 3030 CMP B 3032 44 3033 CA 15 30 3036 3A 66 30 3039 MARK NOP 3030 CMP CMP 3033 CA 15 30 3030 MARK NOP 3030 CMP 3030 CMP 3030 MARK NOP 3030 CMP 3040 CA 00 38 3030 MOV 4.A 3040 CA 00 38 3030 MOV 4.A 3040 CA 00 38 3040 CA 00 38 3050 CMP 3050 CA 00 38 3050 CMP 3050 CA 00 38 3050 CMP 3050 CC 0 10								
362E C2 4D 30								
3031 B8 3032 44 3031 CA 15 30 3033 CA 15 30 3036 GA 66 30 3037 GA 15 30 3038 30 GA 66 30 3039 60 3030 MARK NOP 303A 60 303B 60 3031 NOP 303A 60 3032 NOP 303B 60 3031 B9/ 3040 CA/00 30 3040 CA/00 30 3044 67 3044 67 3044 67 3044 67 3044 67 3044 67 3044 67 3044 67 3044 67 3044 67 3045 2E 60 3040 A01 10H 3044 CA 10 38 3058 A01 10H 3064 A01 10H 3065 A01 10H 3066 A01 10H 3067 A01 10H 3068 A01 10H 3068 A01 10H 3068 A01 10H 3068 A01 10H 3069 A01 10H 3060 A01 1		94		/				
3032 44 3033 CA 15 30 3036 3A 66 30 3037 GA 65 30 3038 GB 3039 GB 3030 MARK NOP 3030 GB 3030 MARK NOP 3040 MARK MOV A.C 3040 MARK MOV A.C 3040 MARK MOV A.C 3040 MARK MOV A.C 3044 67 3044 67 3036 MARK MOV A.C 3044 67 3044 67 3036 MARK MOV A.C 3044 67 3044 MARK MOV A.C AA 3044 AR 3050 MARK MOV A.C AA 3044 AR 3044 AR 3050 MARK MOV A.C AA 3050 MAR AR			4D/	30				NOON
3033 CA 15 30 0320 JZ SCND 3036 3A 66 30 0325 LDA STAD+1 3039 80 0330 MARK NOP 3038 80 0331 NOP 3038 80 0332 NOP 3038 80 0332 NOP 3038 80 0340 LDA FIN 3037 B9/ 0350 CMP C 3040 CA 00 30 0360 JZ STRT 3043 79 0370 MOV A.C 3044 67 0380 MOV H.A 3045 2E 00 0390 MVI L.0 3047 C6 10 0400 MOV C.A 3044 C3 10 30 0420 JMP DONE 3044 C3 10 30 0420 JMP DONE 3044 C3 10 30 0420 JMP DONE 3044 C2 67 30 0430 NDON SHLD NXAD 3050 7A 0440 LOPB MOV A.D 3051 BE 0450 LOPA CMP M 3055 C2 6F 30 0440 JNZ FAIL 3055 C2 51 30 0480 JNZ LOPA 3059 79 0440 MOV A.C 3055 P9 0490 MOV A.C 3055 C2 50 30 0540 JNZ LOPA 3055 C2 50 30 0540 JNZ LOPB 3055 C2 50 30 0540 JNZ LOPB 3055 C2 50 30 0540 JNZ LOPB 3056 C3 25 30 0540 JMP NEXT 3066 S0 STAD DS 2 3066 STO FDE DS 2 3066 STO FDE DS 2 3066 STA FOUT 3075 7E 0600 FIN DS 1 3075 7E 0600 STA FOUT 3075 7E 0600 STA FIN 3075 7E 0600 STA FIN 3076 32 6E 30 0660 STA FIN 3077 32 6E 30 0660 STA FIN 3077 32 6E 30 0660 STA FIN 3077 SE 0670 STA FIN 3077					0300		CMP	В
3036 3A 66 30 0325 LDA STAD+1 3039 80 0331 NOP 303A 80 0331 NOP 303C 3A 6E 30 0340 LDA FIN 303F B9/ 0350 CMP C 3040 CA 00 30 30 0360 JZ STRT 3043 79 0370 MOV A.C 3044 67 0380 MVI L.0 3047 C6 10 0400 MVI L.0 3047 C6 10 0400 MVI L.0 3044 C3 10 30 0420 JMP DONE 3040 C2 67 30 0420 JMP DONE 3040 C2 67 30 0430 NDON SHLD NXAD 3050 7A 0440 LOPB MOV A.D 3051 BE 0450 LOPA CMP M 3055 C2 6F 30 0450 JNZ FAIL 3055 C2 51 30 0480 JNZ LOPA 3059 79 0490 MOV A.C 3058 BC 0510 LNR H 3058 C2 50 30 0540 JNZ LOPA 3059 C2 50 30 0550 JNZ LOPB 3057 C2 50 30 0550 JNZ LOPB 3057 C2 50 30 0550 JNZ LOPB 3058 C3 25 30 0540 JNZ LOPB 3057 C4 0560 JNZ LOPB 3058 C3 25 30 0540 JNZ LOPB 3059 C460 JNZ LOPB 3050 C2 50 30 0550 JNZ LOPB 3051 BC 0500 JNZ LOPB 3052 C4 0560 JNZ LOPB 3055 C5 05 0500 JNZ LOPB 3056 C2 50 30 0550 JNZ LOPB 3057 C2 50 30	3032	44			0310		MOV	B.H
3039 80 0330 MARK NOP 303A 80 0331 NOP 303B 00 0332 NOP 303C 3A 6E 30 0340 LDA FIN 303F B9/ 0356 CMP C 3040 CA/00 30 0360 JZ STRT 3043 79 0370 MOV A,C 3044 67 0380 MOV H,A 3045 2E 00 0396 MVI L,0 3047 C6 10 0406 ADI 10H 3049 4F 8410 MOV C,A 304A C3 10 30 0426 JMP DONE 304D 22 67 30 0426 JMP DONE 3050 7A 0440 LOPB MOV A,D 3051 BE 0450 LOPA CMP M 3052 C2 6F 30 0460 JNZ FAIL 3055 2C 0470 INR L 3055 2C 0470 INR L 3055 2C 0470 INR H 3058 BC 0500 INR H 3058 BC 0500 INR H 3058 BC 0500 INR H 3058 C2 50 30 0540 JNZ LOPB 3057 2A/67 30 0550 STAD DS 2 30667 0560 NXAD DS 2 30669 0570 FDE DS 2 30670 STA FOUT 3075 7E 0660 STA FOUT 3075 7E 0660 STA FOUT 3076 32 6E 30 0660 SHLD FDE 3070 C3 7D 30 0660 SHLD JMP SHLT	3033	CA	15	30	0320		JŽ	SCND
3039 80 0330 MARK NOP 303A 80 0331 NOP 303B 00 0332 NOP 303C 3A 6E 30 0340 LDA FIN 303F B9/ 0356 CMP C 3040 CA/00 30 0360 JZ STRT 3043 79 0370 MOV A,C 3044 67 0380 MOV H,A 3045 2E 00 0396 MVI L,0 3047 C6 10 0406 ADI 10H 3049 4F 8410 MOV C,A 304A C3 10 30 0426 JMP DONE 304D 22 67 30 0426 JMP DONE 3050 7A 0440 LOPB MOV A,D 3051 BE 0450 LOPA CMP M 3052 C2 6F 30 0460 JNZ FAIL 3055 2C 0470 INR L 3055 2C 0470 INR L 3055 2C 0470 INR H 3058 BC 0500 INR H 3058 BC 0500 INR H 3058 BC 0500 INR H 3058 C2 50 30 0540 JNZ LOPB 3057 2A/67 30 0550 STAD DS 2 30667 0560 NXAD DS 2 30669 0570 FDE DS 2 30670 STA FOUT 3075 7E 0660 STA FOUT 3075 7E 0660 STA FOUT 3076 32 6E 30 0660 SHLD FDE 3070 C3 7D 30 0660 SHLD JMP SHLT	3036	3A	66	30	Ø325			
303A 80						MARK		
303B 00						*******		
303C 3A 6E 30 0340 LDA FIN 303F B9/ 0350 CMP C 3040 CA/00 38 0360 JZ STRT 3043 79 0370 MOV A.C 3044 67 0380 MOV H.A 3045 2E 00 0390 MVI L.0 3047 C6 10 0406 ADI 10H 3049 4F 0410 MOV C.A 304A C3 10 30 0420 JMP DONE 304D 22 67 30/ 0436 NDON SHLD NXAD 3055 7A/ 0440 LOPB MOV A.D 3055 2C 0470 INR L 3055 2C 0470 INR L 3055 2C 0470 INR L 3055 C2 51 30 0480 JNZ LOPA 3059 79 0490 MOV A.C 3058 BC 0510 INR H 3059 C2 50 30 0520 JNZ LOPB 3057 C2 50 30 0520 JNZ LOPB 3057 C2 50 30 0520 JNZ LOPB 3056 C3 25 30 0540 JNZ LOPB 3057 C4 57 30 0550 INR H 3065 3067 30 0550 STAD DS 2 3060 JMP NEXT 3065 3066 JMP NEXT 3065 3066 JMP NEXT 3067 JMP NEXT 3068 JMP NEXT 3068 JMP NEXT 3066 JMP NEXT 3067 JMP STAL SHLD FHL 3077 TE JMP SHLT 3077 EB JM SHLD FDE 3077 C3 7D 30 0660 SHLD FDE 3077 SHLD FDE								
303F B9/ 3040 CA/00 30 30 3036 JZ STRT 3043 79 0370 MOV A,C 3044 67 0380 MOV H,A 3045 2E 00 0390 MVI L,0 3047 C6 10 0400 AD 10H 3049 4F 8410 MOV C,A 3040 C2 67 30 0420 JMP DONE 3040 C2 67 30 0430 NDON SHLD NXAD 3050 7A 0440 LOPB MOV A,D 3051 BE 0450 LOPA CMP M 3052 C2 6F 30 0440 JNZ FAIL 3055 C2 51 30 0480 JNZ LOPA 3059 79 0490 MOV A,C 3058 BC 0510 CMP H 3055 C2 50 30 0520 JNZ LOPA 3057 C2 50 30 0520 JNZ LOPB 3057 C2 50 30 0520 JNZ LOPB 3057 C2 50 30 0520 JNZ LOPB 3056 C3 25 30 0540 JMP NEXT 3066 0550 STAD DS 2 3067 30 0550 STAD DS 2 3067 30 0550 STAD DS 2 3068 3060 FNL DS 2 3066 3060 FNL DS 1 3066 3060 FNL DS 1 3067 32 6E 30 0660 STA FOUT 3075 TE 3660 XCHG 3070 C3 7D 30 0660 SHLD FDE 3070 C3 7D 30 0660 SHLD FDE 3070 C3 7D 30 0660 SHLD FDE								
3040 CA 00 30 0360 0360 JZ STRT 3043 79 0370 MOV A.C 3044 67 0380 MOV H.A 3045 2E 00 0390 MVI L.0 3047 C6 10 0400 ADI 10H 3049 4F 8410 MOV C.A 304A C3 10 30 0420 JMP DONE 304D 22 67 30 0430 NDON SHLD NXAD 3050 7A 0440 LOPA MOV A.D 3051 BE 0440 JNZ FAIL 3055 2C 0470 INR L 3056 C2 51 30 0480 JNZ FAIL 3055 C2 51 30 0480 JNZ LOPA 3059 79 0490 MOV A.C 3058 BC 0500 INR H 3050 C2 50 30 0520 JNZ LOPB 3051 C2 50 30 0520 JNZ LOPB 3052 C3 25 30 0540 JMP NEXT 3065 3067 0560 NXAD DS 2 30667 0560 NXAD DS 2 30669 0570 FDE DS 1 3066 050 NXAD DS 1 3066 050 NXAD DS 1 3067 0560 NXAD DS 2 3067 0570 FDE DS 2 3067 0560 NXAD DS 2 3067 0570 FDE DS 2 3067 0570 FDE DS 2 3070 TD S 1 3070 STA FOUT 3075 TE 0630 MOV A.M 3070 STA FIN 3070 EB 0650 XCHG 307A 22 69 30 0660 SHLD FDE 307A 22 69 30 0660 SHLD FDE				30				
3843 79 8378 MOV A,C 3844 67 8388 MOV H,A 3845 2E 88 8398 MVI L,8 3847 C6 18 848 MOV C,A 3849 4F 8418 MOV C,A 3840 C3 18 38 8428 JMP DONE 3840 22 67 38 8448 LOPB MOV A,D 3851 BE 848 JNZ FAIL 3855 2C 8478 INR L 3855 2C 8478 INR L 3855 C2 51 38 8488 JNZ LOPA 3859 79 8498 MOV A,C 3858 BC 8518 CMP H 3858 C2 53 38 8528 JNZ LOPA 3858 BC 8518 CMP H 3856 C2 53 38 8528 JNZ LOPB 3857 2A 67 38 8538 LHLD NXAD 3866 C3 25 38 8538 LHLD NXAD 3867 B66 B598 FML DS 2 3868 BC 8588 FML DS 2 3868 BC 8588 FML DS 2 3868 BC 8588 FML DS 1 3867 S668 FML DS 2 3868 BC 8588 FML DS 1 3867 S78 FDE DS 2 3868 BC 8588 FML DS 1 3867 S78 FDE DS 2 3868 BC 8588 FML DS 1 3867 S78 FDE DS 2 3868 BC 8588 FML DS 2 3868 BC 8588 FML DS 2 3868 BC 8588 FML DS 1 3867 S78 FDE DS 2 3868 FML DS 1 3867 S78 FDE DS 2 3868 FML DS 2 3868 FML DS 1 3879 FDE DS 2 3870 S78 FDE DS 2 3871 FDE DS 3 3871 FDE DS 3 3872 S78 FOUT DS 1 3875 FE B638 MOV A,M 3879 EB 8658 SMLD FDE 3871 FDE 3872 SCHG 3873 SMLT JMP SHLT								
3844 67 8388 MOV H.A 3845 2E 88 8398 MVI L.8 3847 C6 18 848 MOV C.A 3844 C3 18 38 848 MOV C.A 3844 C3 18 38 848 MOV C.A 3844 C3 18 38 848 MOV C.A 3858 TAF 8418 MOV C.A 3858 TAF 8418 MOV C.A 3858 TAF 8418 MOV C.A 3858 TAF 8428 LOPA CMP M 3852 C2 6F 38 8468 JNZ FAIL 3855 2C 8488 JNZ LOPA 3858 BC 8518 CMP H 3856 C3 25 38 8538 LHLD NXAD 3867 C2 58 38 8538 LHLD NXAD 3868 BC 8558 STAD DS 2 3867 8568 FHL DS 2 3868 8588 FHL DS 2 3868 8588 FHL DS 1 3868 8588 FHL DS 1 3868 STA FOUT 3875 TE 8638 MOV A.M 3879 EB 8658 STA FOUT 3877 TE 8638 MOV A.M 3879 EB 8658 STA FOUT 3877 TE 8658 STA STA FOUT	3040	CA/	ØØ	3Ø	Ø36Ø		JZ	STRT
3045 2E 00 0396 MVI L.0 3647 C6 10 0400 ADI 10H 3649 4F 8410 MOV C.A 3044 C3 10 30 0420 JMP DONE 3040 22 67 30 0430 NDON SHLD NXAD 3050 7A 0440 LOPE MOV A.D 3051 BE 0450 LOPA CMP M 3052 C2 6F 30 0460 JNZ FAIL 3055 2C 0470 INR L 3056 C2 51 30 0480 JNZ LOPA 3059 79 0490 MOV A.C 3058 BC 0510 CMP H 305C C2 50 30 0520 JNZ LOPB 305F 2A 67 30 0530 LHLD NXAD 306C C3 25 30 0540 JNZ LOPB 306F 2A 67 30 0550 LHLD NXAD 306C C3 25 30 0540 JNZ LOPB 306F 2A 67 30 0550 LHLD NXAD 306C C3 25 30 0540 JNZ LOPB 306F 2A 67 30 0550 STAD DS 2 306G 0560 NXAD DS 2 306G 0560 FHL DS 2 306G 0560 FHL DS 2 306G 0560 FHL DS 1 306F 22 6B 30 0610 FAIL SHLD FHL 3072 32 6D 30 0620 STA FOUT 3075 7E 0630 MOV A.M 3076 32 6E 30 0640 STA FIN 3079 EB 0650 XCHG 307A 22 69 30 0660 SHLD FDE 307D C3 7D 30 0660 SHLT JMP SHLT	3043	79/			0370		MOV	A,C
3045 2E 00 0396 MVI L.0 3647 C6 10 0406 ADI 10H 3649 4F 8410 MOV C.A 3044 C3 10 30 0420 JMP DONE 3040 22 67 30 0430 NDON SHLD NXAD 3050 7A 0440 LOPE MOV A.D 3051 BE 9450 LOPA CMP M 3052 C2 6F 30 9460 JNZ FAIL 3055 2C 9470 INR L 3056 C2 51 30 9480 JNZ LOPA 3059 79 9490 MOV A.C 3058 BC 9510 CMP H 305C C2 50 30 9520 JNZ LOPB 305F 2A 67 30 9530 LHLD NXAD 306C C3 25 30 9530 LHLD NXAD 306C C3 25 30 9540 JNZ LOPB 306F 2A 67 30 9530 LHLD NXAD 306C C3 25 30 9540 JNZ LOPB 306F 2A 67 30 9530 LHLD NXAD 306C C3 25 30 9540 JNZ LOPB 306F 2A 67 30 9530 LHLD NXAD 306C C3 25 30 9540 JNZ LOPB 306F 2A 67 30 9550 FNL DS 2 306B 9550 FNL DS 2 306B 9550 FNL DS 2 306B 9550 FNL DS 1 306F 22 6B 30 9660 FNL DS 1 307F 7E 9630 MOV A.M 307F 7E 9650 XCHG 307A 22 69 30 9660 SHLD FDE 307D C3 7D 30 9660 SHLT JMP SHLT	3044	67			0380		MOV	H.A
3847 C6 18 8488 ADI 18H 3849 4F 8418 MOV C.A 384A C3 18 38 8428 JMP DONE 384D 22 67 38 8448 LOPB MOV A.D 3858 7AF 8448 LOPA CMP M 3852 C2 6F 38 8468 JNZ FAIL 3855 2C 8478 INR L 3855 2C 8488 JNZ LOPA 3858 BC 8588 JNZ LOPA 3858 BC 8518 CMP H 3856 C2 51 38 8488 JNZ LOPA 3857 24 8588 JNZ LOPA 3858 BC 8518 CMP H 3856 C2 58 38 8528 JNZ LOPB 3857 2A 67 38 8536 LHLD NXAD 3862 C3 25 38 8536 LHLD NXAD 3865 8567 8568 NXAD DS 2 38667 8568 NXAD DS 2 38668 8569 FNL DS 2 38668 8569 FNL DS 1 3866 22 6B 38 8618 FNL DS 1 3867 23 26 B 38 8618 FNL DS 1 3867 25 6E 38 8648 STA FOUT 3875 7E 8638 MOV A.M 3879 EB 8658 KCHG 3870 C3 7D 38 8668 SHLD FDE 3871 DDE 3872 C3 7D 38 8668 SHLD FDE 3871 JMP SHLT	3045	2E	00					Lag
3849 4F								
304A C3 10 30								
304D 22 67 30 0430 NDON SHLD NXAD 3058 7A			1 12	2.0				
3058 7A								
3051 BE			-	307				
3052 C2 6F 30			•					
3055 2C		BE			0450	LOPA	CMP	M
3056 C2 51 30 0480 JNZ LOPA 3059 79 0490 MOV A,C 305A 24 0500 INR H 305B BC 0510 CMP H 305C C2 50 30 0520 JNZ LOPB 305F 2A/67 30 0530 LHLD NXAD 306C C3 25 30 0540 JMP NEXT 306S 0550 STAD DS 2 3067 0560 NXAD DS 2 30669 0570 FDE DS 2 306B 0560 FNL DS 2 306B 0560 FNL DS 1 306E 0600 FNL DS 1 306F 22/6B 30 0610 FAIL SHLD FHL 3072 32 6D 30 0620 STA FOUT 3075 7E 0630 MOV A,M 3076 32 6E 30 0660 SHLD FDE 307A 22 69 30 0660 SHLD FDE 307A 22 69 30 0660 SHLD FDE	3052	C2	6F	30	8460		JNZ	FAIL
3059 79 0490 MOV A.C 305A 24 0500 INR H 305B BC 0510 CMP H 305C C2 50 30 0520 JNZ LOPB 305F 2A/67/30 0530 LHLD NXAD 3062 C3 25 30 0540 JMP NEXT 3065 0550 STAD DS 2 30669 0560 NXAD DS 2 30669 0570 FDE DS 1 3066 0580 FHL DS 1 3066 0580 FOUT DS 1 3066 0590 FOUT DS 1 3066 0590 FOUT DS 1 3075 7E 0600 FAIL SHLD FHL 3075 7E 0630 MOV A.M 3076 32 6E 30 0640 STA FIN 3079 EB 0650 XCHG 307A 22 69 30 0660 SHLD FDE 307D C3 7D 30 06670 SHLT JMP SHLT	3Ø55	2¢			8478		INR	L
3059 79 0490 MOV A.C 305A 24 0500 INR H 305B BC 0510 CMP H 305C C2 50 30 0520 JNZ LOPB 305F 2A/67/30 0530 LHLD NXAD 3062 C3 25 30 0540 JMP NEXT 3065 0550 STAD DS 2 30669 0560 NXAD DS 2 30669 0570 FDE DS 1 3066 0580 FHL DS 1 3066 0580 FOUT DS 1 3066 0590 FOUT DS 1 3066 0590 FOUT DS 1 3075 7E 0600 FAIL SHLD FHL 3075 7E 0630 MOV A.M 3076 32 6E 30 0640 STA FIN 3079 EB 0650 XCHG 307A 22 69 30 0660 SHLD FDE 307D C3 7D 30 06670 SHLT JMP SHLT	3056	СS	51	30	8488		JNZ	LOPA
305A 24 0500 INR H 305B BC 0510 CMP H 305C C2 50 30 0520 JNZ LOPB 305F 2A/67/30 0530 LHLD NXAD 306C C3 25 30 0540 JMP NEXT 306C C3 25 30 0540 JMP NEXT 306C 0550 STAD DS 2 306C 0560 NXAD DS 2 306C 0570 FDE DS 2 306C 0570 FDE DS 2 306C 0570 FDE DS 1 306C 0560 FNL DS 1 306C 0560 FN DS			-					
3058 BC								
305C C2 50 30 0520 JNZ LOPB 305F 2A/67/30 0530 LHLD NXAD 306C C3 25 30 0540 JMP NEXT 3065 0550 STAD DS 2 3067 0560 NXAD DS 2 3068 0570 FDE DS 2 306B 0570 FDE DS 2 306B 0590 FOUT DS 1 306E 0600 FIN DS 1 306F 22/6B 30 0610 FAIL SHLD FHL 3072 32 6D 30 6620 STA FOUT 3075 7E 0630 MOV A.M 3079 EB 0660 SHLD FDE 307A 22 69 30 0660 SHLD FDE 307D C3 7D 30 0660 SHLT JMP SHLT								
305F 24/67/30 0530 LHLD NXAD 3062 C3 25 30 0540 JMP NEXT 3065 0550 STAD DS 2 3067 0560 NXAD DS 2 3068 0570 FDE DS 2 306B 0580 FHL DS 2 306B 0590 FOUT DS 1 306E 0600 FIN DS 1 306F 22/6B 30 0610 FAIL SHLD FHL 3072 32 6D 30 6620 STA FOUT 3075 7E 0630 MOV A,M 3076 32 6E 30 0640 STA FIN 3079 EB 0660 SHLD FDE 3070 C3 7D 30 0660 SHLT JMP SHLT			6/2	2.0				
3862 C3 25 38 8548 JMP NEXT 3865 8558 STAD D5 2 3867 8568 NXAD DS 2 3869 8578 FDE DS 2 386B 8588 FHL DS 2 386B 8588 FHL DS 1 386E 8688 FOUT DS 1 386F 22 68 38 8618 FAIL SHLD FHL 3872 32 6D 38 8628 STA FOUT 3875 7E 8638 MOV A,M 3876 32 6E 38 8648 STA FIN 3879 EB 8658 XCHG 387A 22 69 38 8668 SHLD FDE 387D C3 7D 38 8678 SHLT JMP SHLT								
3065								
30667 0560 NXAD DS 2 30669 0570 FDE DS 2 306B 0580 FHL DS 2 306D 0590 FOUT DS 1 306E 0600 FIN DS 1 306F 22 6B 30 0610 FAIL SHLD FHL 3072 32 6D 30 0620 STA FOUT 3075 TE 0630 MOV A,M 3076 32 6E 30 0640 STA FIN 3079 EB 0650 XCHG 307A 22 69 30 0660 SHLD FDE 307D C3 7D 30 06670 SHLT JMP SHLT		C3	25	30				
3069 0570 FDE DS 2 306B 0580 FHL DS 2 306D 0590 FOUT DS 1 306E 0600 FIN DS 1 306F 22 6B 30 0610 FAIL SHLD FHL 3072 32 6D 30 0620 STA FOUT 3075 TE 0630 MOV A,M 3076 32 6E 30 0640 STA FIN 3079 EB 0650 XCHG 307A 22 69 30 0660 SHLD FDE 307D C3 7D 30 06670 SHLT JMP SHLT					Ø55Ø	STAD	DS	2
3069 0570 FDE DS 2 306B 0580 FHL DS 2 306D 0590 FOUT DS 1 306E 0600 FIN DS 1 306F 22 6B 30 0610 FAIL SHLD FHL 3072 32 6D 30 0620 STA FOUT 3075 TE 0630 MOV A,M 3076 32 6E 30 0640 STA FIN 3079 EB 0650 XCHG 307A 22 69 30 0660 SHLD FDE 307D C3 7D 30 06670 SHLT JMP SHLT	3Ø67				0560	NXAD	D\$	2
306B	3669				0570	FDE	DS	2
306D					0580			
306E								
306F 22 68 30 0610 FAIL SHLD FHL 3072 32 6D 30 0620 STA FOUT 3075 7E 0630 MOV A.M 3076 32 6E 30 0640 STA FIN 3079 EB 0650 XCHG 307A 22 69 30 0660 SHLD FDE 307D C3 7D 30 0670 SHLT JMP SHLT								
3872 32 6D 38 8628 STA FOUT 3875 7E 8638 MOV A.M 3876 32 6E 38 8648 STA FIN 3879 EB 8658 XCHG 387A 22 69 38 8668 SHLD FDE 387D C3 7D 38 8678 SHLT JMP SHLT	3565	20/	AP.	3.0			-	
3075 7E						LWIF		
3076 32 6E 30			מט	30				
3079 EB								
307A 22 69 30 0660 SHLD FDE 307D C3 7D 30 0670 SHLT JMP SHLT			6E	30				FIN
307D C3 7D 30 0670 SHLT JMP SHLT								
					Ø66Ø		SHLD	FDE
3080 0680 *	3070	C3	7 D	30	Ø67Ø	SHLT	JMP S	HLT
	3080				0680	*		

CIRCUIT DESCRIPTON

The heart of Econoram IV is the TMS4044/MM5257 static memory IC (RAM), which can store 4096 single bits of information (thus, each is a "4K x 1" memory IC). Unlike standard RAMs, those included with your kit are specifically designated by the manufacturer as low power, high speed parts.

These ICs are arranged in rows that are 8 ICs wide. This way, each row can store 4K x 8 bits of information. Parallelling 4 of these rows together produces a total memory storage of 16K x 8 bits. (Note that the bit number corresponding to a given column of ICs is indicated along the top edge of the memory array).

Now that we have this storage, there are still other aspects we must consider. First, we need to address a specific location in memory; and, we need to be able to write data into the memory, or read data from the memory.

The schematics on pages 8 and 9 show the address circuitry along with the other Econoram IV circuitry. Each memory IC requires 12 address bits (A0-A11) to access any one of the 4096 bits available in the IC. These address bits are generated by the CPU and are buffered by a number of inverters. After buffering, a particular address is presented to all IC address selection pins. However, we additionally need to select which particular row of ICs is to react to the given address. This requires 4 more address bits (A12-A15), which are decoded and used to enable the desired row of ICs (note row markings along the right hand side of the memory array).

When data is to be written into memory, it first passes through 8 inverting buffers before being put on the data pins of the RAMs (buffering prevents loading of the data buss). Data to be read on to the data buss from memory passes through 8 TRI-STATE* inverting buss drivers; when data is not being read on to the buss, the outputs of these inverters are in a high-impedance or "disconnected" state.

An unfortunate fact of life is that logic ICs generate switching transients that travel along the power supply lines. If these transients work their way into the logic circuitry, problems can appear. To prevent such occurances, bypass capacitors are tied across the power lines at regular intervals in the memory array and at every support IC.

This board is guaranteed to operate at 4MHz over the full temperature range (0° - 70° C ambient) and to draw less than 2000 mA (2 amps). Our typical measured currents were less than 1600 mA at cold start-up, rapidly decreasing to around 1200-1400 mA, depending on the surrounding temperature. We have heard similar reports from the people already using those boards.

It is interesting to note that static RAM technology has progressed to the point that this high-performance static RAM board is comparable in cost and power consumption to dynamic memory boards.

THANK YOU

This board is the result of much time, work and experience on the part of a number of people.

We strive for a board that doesn't just work the first time, but continues to give reliable operation for a long time. If we can be of any help to you in applying this board, or if you have any questions, please let us know. As always, we solicit your comments, letters, and new product suggestions

HAPPY COMPUTING!

3/79 11

CUSTOMER SERVICE INFORMATION

Our paramount concern is that you be satisfied with any Godbout CompuKit product. If this product fails to operate properly, it may be returned to us, see warranty information below.

If you have any questions about assembly, performance, specifications or need further information feel free to write us at:

P.O. Box 2355, Oakland Airport, CA 94614.

When writing, please be as specific as possible concerning the nature of your guery. We maintain a 24 hour a day phone, for taking orders. (415) 562-0636. If you have problems or questions which cannot be handled by mail, this number can be used to connect you with our technical people ONLY during normal business hours (10am-5pm Pacific Time). Unfortunately, we cannot return calls, or accept collect calls.

LIMITED WARRANTY INFORMATION

Godbout Electronics will repair or replace, at our option, any parts found to be defective in either materials or workmanship for a period of 1 year from date of invoice. Defective parts must be returned for replacement.

If a defective part or design error causes a Godbout Electronics product to operate improperly during the 1 year warranty period, we will service it free (original owner only) if delivered and shipped at owner's expense to Godbout Electronics. If improper operation is due to an error or errors on the part of the purchaser, there may be a repair charge. Purchaser will be notified if this charge exceeds \$10.00.

We are not responsible for damage caused by use of solder intended for purposes other than electronic equipment construction, failure to follow printed instructions, misuse or abuse, unauthorized modifications, use of our products in applications other than those intended by Godbout Electronics, theft, fire, or accidents.

Return to purchaser of a fully functioning unit meeting all advertised specifications in effect as of date of purchase is considered to be complete fulfillment of all warranty obligations assumed by Godbout Electronics. This warranty covers only products marketed by Godbout Electronics and does not cover other equipment used in conjunction with said products. We are not responsible for incidental or consequential damages.

Prices and specifications are subject to change without notice, owing to the volatile nature and pricing structure of the electronics industry.

"Econoram" and "Econoram IV" are trademarks of W.J. Godbout.

TRI-STATE* is a trademark of National Semiconductor Corp.

Contents of this booklet @1979 by Godbout Electronics. All rights reserved. We encourage quotation for the purposes of product review if source is credited.