Programming Manual altair 680b

Table of Contents

I.	INTRODUCTION page 3
II.	SYSTEM DESCRIPTION page 5
III.	SOURCE LANGUAGE AND ADDRESSING MODES page 7
	Character Set page 7 Fields of the Source Statement page 8 Addressing Modes page 17 Assembler Directives page 25
IV.	INSTRUCTION SET
	Condition Code Register Operations page 27 M6800 Instruction Set page 28-29 Hexadecimal Values of Machine Codes page 30 Octal Values of Machine Codes page 31 Decimal Values of Machine Codes page 32 Condition Code Register Instructions page 33 Number Systems page 34 Accumulator and Memory Operations page 38 Program Control Operations page 41
٧.	ARITHMETIC OPERATIONS page 53
	Number Systems
VI.	SAMPLE PROGRAMS page 77
	APPENDIX A - Instruction Set APPENDIX B - Assembler Directives APPENDIX C - Input/Output Information

Major portions of the Altair 680b Programming Manual have been reprinted by permission of Motorola Semiconductor Products, Inc., copyright 1975.



.

I INTRODUCTION

The Altair 680b Programming Manual describes the format of the 680b assembly code source language and the 6800 MPU instruction set and addressing modes.

A brief overview of arithmetic programming techniques and some general purpose sample programs are also included.

This manual is in no way intended to be a beginning course in computer programming.




Figure 2-1
Microcomputer System Block Diagram




Figure 2-2. Programming Model of M6800

4

II SYSTEM DESCRIPTION

In order to program a computer in machine language or assembly code, it is necessary to have at least a block diagram level understanding of the computer hardware.

A general purpose microcomputer (see figure 2-1) consists of a microprocessing unit (MPU), a memory, and a number of input and output devices. These components are linked together by an address bus and a data bus.

The computer memory is used to store instructions and data for use by the MPU. In the 680b, the memory is organized into 8 bit words called bytes. Each memory byte is assigned a unique 16 bit address. This address is used by the MPU to gain access to the contents of a particular memory byte.

Input and output devices, such as Teletypes, CRT Terminals, and paper tape readers are used for communication between the computer and the external world. Each I/O device in a 680b system has one or more unique 16 bit addresses assigned to it.

The MPU is responsible for controlling the microcomputer system and performing all arithmetic and logic operations. The MPU must be told what steps to execute to perform a given task. This is accomplished by storing a program into the computer's memory. Once a program is stored in memory, a register in the MPU called the Program Counter (PC) is loaded with the address of the memory byte which contains the first instruction of the program. When the computer is put into the run mode, the MPU puts the address contained in the PC on the address bus and reads the contents of that location via the data bus. The instruction that has been read is executed after the PC is incremented to point to the next instruction.

This sequence is repeated until the processor is halted.

The 680b MPU is a Motorola M6800 which operates on 8-bit binary numbers presented to it via the data bus. A given number (byte) may represent either data or an instruction to be executed, depending on where it is encountered in a program. The M6800 has 72 unique instructions, however, it recognizes and takes action on 197 of the 256 possibilities that can occur using an 8-bit word length. This larger number of instructions results from the fact that many of the executive instructions have more than one addressing mode.

These addressing modes refer to the manner in which the program causes the MPU to obtain its instructions and data. The programmer must have a method for addressing the MPU's internal registers and all of the external memory locations. The complete executive instruction set and the applicable addressing modes are summarized in Figure 4-1, however, the addressing modes will be described in greater detail prior to introducing the instruction set in a later section. A programming model of the M6800 is shown in Figure 2-2. The programmable registers consist of: two 8-bit Accumulators; a 6-bit Condition Code Register; a Program Counter, a Stack Pointer, and an Index Register, each 16 bits long.

III SOURCE LANGUAGE & ADDRESSING MODES

While programs can be written in the MPU's language, that is, binary numbers, there is no easy way for the programmer to remember the particular word that corresponds to a given operation. For this reason, instructions are assigned a three letter mnemonic symbol that suggests the definition of the instruction. The program is written as a series of source statements using this symbolic language and then translated into machine language. The translation can be done manually using an alphabetic listing of the symbolic instruction set such as that shown in Appendix A. More often, the translation is accomplished by means of a special computer program referred to as an assembler.

The source language for the M6800 microprocessing unit is built around 72 mnemonic instructions and 12 assembler directives. Section III deals with the details of the character set and format of the source language.

CHARACTER SET

The characters used in the source language for the 680b assembler form a sub-set of ASCII (American Standard Code for Information Interchange, 1968). The ASCII Code is shown in Figure 3-1. The following characters are recognized by the assembler.

- 1. The alphabet A through ${\sf Z}$ The integers 0 through 9
- 3. Four arithmetic operators:
- Characters used as special prefixes:
 - (pounds sign) specifies the immediate mode of addressing
 - (dollar sign) specifies a hexadecimal number
 - (commercial at) specifies an octal number (percent) specifies a binary number

 - (apostrophe) specifies an ASCII literal character
 - Characters used as special suffices:

 - B (letter B) specifies a binary number
 H (letter H) specifies a hexadecimal number
 O (letter O) specifies an octal number
 - Q (letter Q) specifies an octal number
- 6. Four separating characters:
 - SPACE
 - Horizontal TAB
 - CR (carriage return)
 - , (comma)
 - The use of horizontal TAB is always optional, and can be replaced by SPACE.
- A comment in a source statement may include any characters with ASCII hexadecimal values from 20 (SP) through 5F ().

8. In addition to the above, the assembler has the capability of reading strings of characters and of entering the corresponding 7-bit ASCII code into specified locations in the memory. This capability is provided by the assembler directive FCC (See Appendix B). Any characters corresponding to ASCII hexadecimal values 20 (SP) through 5F (__) can be processed. This kind of processing can also be done, for a single ASCII character, by using the immediate mode of addressing with an operand in the form "#C".

BITS 4 thru 6		0	1	2	3	4	5	6	7
	0	NUL	DLE	SP	0	@	P		p
	1	SOH	DC1	!	1	Α	Q	a	q
	2	STX	DC2	"	2	В	R	b	r
	3	ETX	DC3	#	3	C	S	С	s
	4	EOT	DC4	\$	4	D	T	d	t
	5	ENQ	NAK	%	5	E	U	е	u
BITS 0 thru 3	6	ACK	SYN	&	6	F	V	f	v
	7	BEL	ETB	,	7	G	W	g	w
	8	BS	CAN	(8	Н	X	h	x
	9	HT	EM)	9	I	Y	i	у
	Α	LF	SUB	*	:	J	Z	j	z
	В	VT	ESC	+	;	K	[k	{
	C	FF	FS	,	<	L	1	1	1
	D	CR	GS	-	=	M]	m	. }
	E	SO	RS		>	N	(n	~
	F_	SI	US	1	?	0		0	DEL

Figure 3-1 ASCII Code

FIELDS OF THE SOURCE STATEMENT

A source statement includes from one to four fields. From left to right, the four fields are:

(1) label (2) operator (mnemonic) (3) operand (4) comment

The comment is optional, and may be used in most source statements. Comments are intended for the convenience of the programmer, and to facilitate documentation of the program. A label is required for some statements which are involved in the definition of symbols and, in some cases, at the destinations of branches and jump instructions. An operand field may or may not be present depending on the nature of the operator. The mnemonic operator must be present in any statement except when the statement consists only of a comment.

With one optional exception (explained below), the successive fields within a statement are separated by,

either: one or more SPACE characters

or: horizontal TAB

The use of the horizontal TAB is hardware-dependent in that its availability will depend on the particular type of terminal in use. The SPACE bar may always be used rather than the TAB key.

CAUTION

A SPACE in the first character position of a source statement is used to indicate that a label is not included in the statement. A label, if used, must begin in the first character position of the source statement. It follows from the above that, when typing a source program into a file in which the statements are identified by line numbers, there will be only one space following the line number if the statement includes a label. Two or more spaces following the line number will indicate that a label is not used.

The exception to the foregoing rule relating to SPACE or horizontal TAB between the elements of a source statement applies to operators with dual addressing in the operand field (indicated by the column headed "Dual Operand" in Figure 3-2 and to certain other operators if they are functioning in the

"accumulator mode" of addressing (indicated by the column headed "ACCX" in Figure 3-2. In these cases, the first character of the operand field is either A or B (indicating accumulator A or B), and the second character is a SPACE. The programmer then has the option of omitting the SPACE between the operator and the operand field. This results in an apparent four-character format, as for example "ADCA", "ASRB", "STAA", "TSTB", and similarly.

Label Field

An asterisk (*) in the first character position of a statement causes the entire statement to become a comment. Otherwise, the comment will be preceded in the statement by one or more fields of the other three types, and the comment will occupy the last field in the statement.

Except in some cases when it is used with the mnemonic operator EQU (see below) a label always corresponds to a numerical address in the programmable system. It provides a means of referring to that address by using a symbol identical with the label. The address represented by the label (or symbol) may be that of an instruction in the machine code or of a location in the memory where data is stored.

	(Duel Operand)	ACCX	Immediate	Direct	Extended	Indexed	Inherent	Relative		(Dual Operand)	ACCX	Immediate	Direct	Extended	pe xepui	Inherent
ABA		•	•	•	•	•	2	•	INC		2	•	•	6	7	•
ADC	X	•	2	3	4	5	•	•	INS		•	•	•	•	•	4
ADD	×	•	2	3	-4	5	•	•	INX		•	•	•	•	•	4
AND	x	•	2	3	4	5 5 5 7	•	•	JMP		•	•	•	3	4	•
ASL		2	•	•	6	7	•	•	JSR		•	•	•	9	8	•
ASR		2	•	•	6	7	•	•	LDA LDS	×	•	2	3	4	5	•
BCC		•	•	•	•	•	•	4	LDS		•	3	4	5	6	•
BCS		•	•	•	•	•	•	4	LDX		•	3	4	5	6	•
BEA		•	•	•	•	•	•	4	LSR NEG		2	•	•	6	7	•
BGE		•	•	•	•	•	•	4	NEG			•	•	6	7	•
BGT BHI BIT		•	•	•	•	•	•	4	NOF ORA PSH PUL		•	2	3	4	5	2
BHI		•	2	3	4	5	:	4	OHA	\ X	4	2			9	:
BLE	X	•				•	:	4	PUI	,	4	:	:	:	:	:
BLS		•	:	•	•	•	•	4	ROL		2	:	•	6	7	
BL T		:	:	:	•	-		4	ROF	i	2	-	-	6	7	
BLT BMI		:						4	ROF RTI	•	-	•		•		10
BNE		:						4	RTS		•		•	•	•	5
BPL		•	•	•	•	•	•	4	SBA		•	•	•	•	•	5 2
BPL BRA		•	•	•	•	•	•	4	SBC	; х	•	2	3	4	5	•
BSR		•		•	•	•	•	8	SEC	;	•	•	•	•	•	2
BVC BVS CBA		•	•	•	•	•	•	4	SEI SEV STA		•	•	•	•	•	2 2 2
BVS		•	•	•	•	•	•	4	SEV	,	•	•	•	•	•	2
CBA		•	•	•	•	•	2 2 2	•	STA	. х	•	•	4	5	6	•
CLC		•	•	•	•	•	2	•	STS		•	•	5	6	7	•
CLI		•	•	•	•	•		•	STX		•	•	5	6	7	•
CLR		2	•	•	6	7	•	•	SUE	3 x	•	2	3	4	5	•
CLV CMP		•	•	•	•	•	2	•	SWI		•	•	•	•	•	12
CMP	×	•	2	3	4	5	•	•	TAB		•	•	•	•	•	2
COM		2	•	•	6 5	7 6	•	•	TAP TBA		•	•	•	•	•	2
CPX		•	3	4			2	•	TPA		•	•	•	•	•	2 2 2 2
DAA DEC DES		2	•	•	6	7	•	•	TST	:	2	•	•	6	7	•
DEC		2	•	•			4	:	TST TSX TSX	•	-	-	:	0	<u>'</u>	4
DEX		•	•	:	:	:	4	-	TSX	;	-	-	-	-	-	4
EOR	x	:	2	3	4	5	-	-	WAI		•	:	:	:	•	9
LUN	^	•	-	•	-	•	•	•			•	•	•	•	•	•

NOTE: Interrupt time is 12 cycles from the end of the instruction being executed, except following a WA1 instruction. Then it is 4 cycles.

Figure 3-2 Instruction Addressing Modes and Execution Times (Times in Machine Cycles)

The following rules apply to labels:

- A label consists of from 1 to 6 alphanumeric characters.
- The first character of a label must be alphabetic.
- 3. A label must begin in the first character position of a statement.
- 4. All labels within a program must be unique.
- 5. A label must not consist of any one of the single characters A, B, or X. (These characters are reserved for special syntax, and refer to "accumulator A", "accumulator B", and "index register", respectively.)

Labels are used in source programs in the following cases:

- 1. A label may be included in any statement which is the destina
 - a. Any of the conditional branch instructions: BCC BCS BEQ BGE BGT BHI BLE BLS BLT BMI BNE BPL BVC BVS
 - b. The unconditional branch instruction: BRA, orc. The branch to a subroutine: BSR

Correspondingly, the operand field of the branch instruction would consist only of a single symbol which would be identical with the label at the destination. In the case of the instruction BSR, the symbol in the operand field, identical with the label at the destination, could be regarded as, in effect, the name of the subroutine.

A label may be included in any statement which is the destination of either of the instructions:

JMP (unconditional jump) or JSR (jump to subroutine)

when the instruction is being used in the extended mode of addressing.

Correspondingly, when used in the extended mode of addressing, the operand field of either of the instructions JMP and JSR $\,$ would consist only of a symbol which would be identical with the label at the destination. For JSR, this could be regarded as, in effect, the name of the subroutine.

3. A label would be included in an assembler directive which specifies the location in memory corresponding to a symbol. This applies only to the directives: FCB FCC FDB

When used for this purpose, the label in the assembler directive would be identical with the corresponding symbol.

A label must be used in a statement which includes the assembler directive EQU. The label will be identical with the symbol which the EQU statement is defining.

5. In other cases, a label may be used in any executable instruction at the option of the programmer. Among the assembler directives EQU must always be written with a label; each of FCB, FCC, FDB, and RMB, may have a label; any other of the assembler directives must not be written with a label.

(For further details on the assembler directives see Appendix B.)

Operator Field

The mnemonic operators recognized by the assembler include 72 executable instructions. Each instruction is translated by the assembler into one to three bytes of machine code. The remaining mnemonic operators are assembler directives, of which four (FCB, FCC, FDB, and RMB) are translated into one or more bytes of machine code. The other assembler directives control the overall assembly process and are not translated individually into machine code.

A functional classification of the mnemonic operators is shown in Figure 3-3. An alphabetical listing of the executable instructions is given, with brief definitions, in Figure 3-4.

Executable Instructions

Each of the executable instructions recognized in the source language consists of three alphabetic characters. (However, as when the first operand in the operand field is either A or B, the programmer has the option of joining the character A or B to the operator, which results in an apparent four-character format.)

Figure 3-2 gives complete information stating which modes of addressing can be used with the different executable instructions. The table also shows the execution times in clock cycles.

The assembly of an executable instruction results in from one to three bytes of machine code, depending on the addressing mode. This information is summarized in Figure 3-5.

Detailed definitions of the executable instructions are given in Appendix A.

I.	Ope	rations on 8-Bit Registers:
	A. B. C. D. E. F.	Shifts and Rotations
II.	Jum	p and Branch Control:
	A.	Conditional BranchBCC BCS BEQ BGE BGT BHI BLE BLS BLT BMI BNE BPL BVC BVS
	B. C. D.	Unconditional Branch and Jump .BRA NOP JMP Control of SubroutinesBSR JSR RTS Control of InterruptsRTI SWI WAI
III.	Con	trol of Index Register and Stack Pointer:
	A. B. C.	5 mon 1 5 mon 2 5 5 6 7 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
IV.	Con	trol of Condition Codes Register:
	A. B.	Bit Control
V.	Asse	embler Directives

Figure 3-3 Functional Classification of the Mnemonic Operators

ABA	Add Accumulators	INS	Increment Stack Pointer
ADC	Add with Carry	INX	Increment Index Register
ADD	Add	JMP	Jump
AND	Logical And	JSR	Jump to Subroutine
ASL	Arithmetic Shift Left		
ASR	Arithmetic Shift Right	LDA	Load Accumulator
BCC	Branch if Carry Clear	LDS	Load Stack Pointer
BCS	Branch if Carry Set	LDX	Load Index Register
BEQ	Branch if Equal to Zero	LSR	Logical Shift Right
BGE	Branch if Greater or Equal Zero	NEG	Negate
BGT	Branch if Greater than Zero	NOP	No Operation
BHI	Branch if Higher	ORA	Inclusive OR Accumulator
BIT	Bit Test		inclusive OH Accumulator
BLE	Branch if Less or Equal	PSH	Push Data
BLS	Branch if Lower or Same	PUL	Pull Data
BLT	Branch if Less than Zero	ROL	Rotate Left
BMI	Branch if Minus	ROR	Rotate Right
BNE	Branch if Not Equal to Zero	RTI	Return from Interrupt
BPL	Branch if Plus	RTS	Return from Subroutine
BRA	Branch Always		
BSR	Branch to Subroutine	SBA	Subtract Accumulators
BVC	Branch if Overflow Clear	SBC	Subtract with Carry
BVS	Branch if Overflow Set	SEC	Set Carry
CBA	Compare Accumulators	SEI	Set Interrupt Mask
CLC	Clear Carry	SEV	Set Overflow
CLI	Clear Interrupt Mask	STA	Store Accumulator
CLR	Clear	STS STX	Store Stack Register
CLV	Clear Overflow	SUB	Store Index Register Subtract
CMP	Compare	SWI	+
COM	Complement		Software Interrupt
CPX	Compare Index Register	TAB	Transfer Accumulators
DAA	Decimal Adjust	TAP	Transfer Accumulators to Condition Code Reg.
DEC	Decimal Adjust	TBA	Transfer Accumulators
DES	Decrement Stack Pointer	TPA	Transfer Condition Code Reg. to Accumulator
DEX	Decrement Index Register	TST	Test
		TSX	Transfer Stack Pointer to Index Register
EOR	Exclusive OR	TXS	Transfer Index Register to Stack Pointer
INC	Increment	WAI	Wait for Interrupt
			•

Figure 3-4 Executable Instructions -- Alphabetic List

ADDRESSING MODE	NUMBER OF BYTES OF MACHINE CODE
Inherent	1
Accumulator (single operand)	1 .
Relative	2
Direct	2
Indexed	2
Immediate:	2
1. All instructions except CPX, LDS and LD	2
2. Instructions CPX, LDS and LDX	3
Extended	3

Figure 3-5

Operand Field

The kind of information placed in the operand field depends on the particular mnemonic operator. For the 72 executable instructions the microprocessor uses various modes of addressing for obtaining the operands and saving the results of execution. The addressing mode is determined by the mnemonic operator combined with the information in the operand field. The addressing modes are summarized in Figure 3-2.

The assembler recognizes numbers, symbols and expressions in the operand field. Dual operand instructions require either of the single characters A or B as the first operand.

Numbers

Numbers are accepted by the assembler in the following formats:

Number	(decimal)
<pre>\$ Number</pre>	(hexadecimal)
Number H	(hexadecimal)
0 Number	(octal)
Number 0	(octal)
Number Q	(octal)
% Number	(binary)
Number B	(binary)

where Number is a positive integer. A prefix "\$", "@", or "%" instructs the assembler to interpret the number as hexadecimal, octal, or binary, respectively. A suffix of "O" or "Q" indicate octal numbers while the suffix "H" indicates hexadecimal, and the suffix "B" indicates binary. When none of these prefixes or suffixes is used, the number is assumed to be decimal.

In the case where the prefix is "\$" and the last character is "B" the assembler interprets the number as hexadecimal.

Symbols 8 8 1

Symbols when used in the operand field follow these rules.

- 1. A symbol must not be any of the single characters A, B, or X.
- 2. Subject to rule (1), a symbol may consist of from 1 to 6 alphanumeric characters, of which the first is alphabetic. The single character "*" is a symbol which represents the
- program counter.

The special symbol "*" represents the program counter. Its value is, therefore, equal to the numerical address of the first byte of machine code which results from the assembly of any source instruction which contains "*" in the operand field.

The single characters A, B, and X are reserved for special use in the source program, to represent accumulator A, accumulator B, and the index register. The single characters A or B must be used with dual operand instructions and may be used to indicate accumulator addressing. The single character X is indication of indexed addressing.

All other symbols must be defined in the source program. There are three ways of defining a symbol, as follows:

- 1. An executive instruction in the source program may include a label indentical with the symbol being defined. The value of the symbol is then the numerical address of the first byte of machine code which results from the executive instruction which includes the label.
- 2. One of the assembler directives FCB, FCC, FDB, or RMB may be written with a label identical with the symbol being defined. The value of the symbol is then the numerical address of the first byte of machine code which results from the assembler directive (FCB, FCC, FDB, or RMB) which includes the label.
- The symbol may be defined by using the assembler directive EQU. The mnemonic operator "EQU" is preceded by a label identical with the symbol being defined. The value of the symbol, represented by the label, is that of the operand which follows the mnemonic operator "EQU". The operand may be a number, another symbol, or an expression.

Expressions

An expression is a combination of symbols and/or numbers being separated one from the next by one of the arithmetic operators (+, -, *, or /).

The assembler evaluates expressions algebraically from left to right without parenthetical grouping, there being no heirarchy of precedence among the arithmetic operators. A fractional result, or intermediate result, if obtained during the evaluation of an expression, will be truncated to an integer value. The use of expressions in the source language does not imply any capability of the microprocessor to evaluate those expressions, since the expressions are evaluated during assembly and not during execution of the machine language program.

1

Evaluation of Symbols and Expressions

The assembler must complete the numerical evaluation of symbols and expressions in two passes through a source program. Reflecting the two-pass characteristic of the assembly process, only one level of forward referencing is permitted in the use of symbols or expressions in the operand field of source statements.

Comments Field

A comment may be included in a source statement at the option of the programmer. The comment, if present, may contain any characters corresponding to ASCII hexadecimal values 20 (SP) through 5F (___). Source statement comments do not affect the machine code which results from the assembly of a program. They are ignored by the assembler except for being included in the program listing.

Comments may be used in source programs for aiding comprehension of the program, and for purposes of checkout and documentation.

ADDRESSING MODES

The assembler scans the operator and operand to determine the proper addressing mode. The addressing modes are:

Inherent Addressing Relative Addressing Immediate Addressing Indexed Addressing Accumulator Addressing Extended Addressing Direct Addressing Dual Addressing

Eleven of the executable instructions require addressing of two operands in the operand field. These instructions are indicated in Figure 3-2 by the column headed "Dual Operand". For all of these operators the first operand must be either accumulator A or accumulator B. This is specified respectively by A or B as the first character in the operand field, the second character in the operand field being a SPACE (OR TAB).

For dual addressing the specification of the first operand (either A or B) is separated from that of the second operand by one or more SPACE characters (or alternatively by TAB).

The second operand is specified in the operand field in accordance with the rules for immediate, direct, extended, or indexed addressing (as defined subsequently); depending on which modes of addressing are valid for the individual operators.

(For the mnemonic operators which employ dual addressing it is permissible to omit the SPACE between the operator and the operand field.)

Accumulator Addressing (single operand)

Thirteen of the operators address a single operand from the operand field and can so address either accumulator A or accumulator B in the microprocessing unit. These operators are indicated by the column headed "ACCX" in Figure 3-2. This mode of addressing is specified by writing an operand field consisting only of the single character A or B, corresponding to accumulator A or accumulator B. (It is then permissible to omit the SPACE (or TAB) between the operator and the operand field, for this type of addressing.)

For this type of addressing the assembly of a source instruction results in one byte of instruction in the machine language.

(For operators PUL and PSH, the accumulator mode is the only valid mode of addressing. The remaining eleven operators capable of this mode of addressing can alternatively be used with extended or indexed addressing.)

Inherent Addressing

In many cases the mnemonic operator itself specifies one or more registers which contain operands or in which results are saved. For example, the operator ABA requires two operands which are located in accumulator A and accumulator B of the microprocessor. The operator also determines that the result of execution will be saved in accumulator A.

For some executable instructions, all of the information which may be required for the addressing is contained in the mnemonic operator, and no operand field is used in the source statement. There are 25 such instructions. These are indicated by the column headed "inherent" in Figure 3-2.

Assembly of this type of source instruction results in only one byte of machine language code. (Some other operators which contain addressing information inherently in the mnemonic code also require further addressing or operand information which is then placed in an operand field. Examples are the operators CPX, LDS, LDX, STS, and STX.)

Immediate Addressing

The operators with which the immediate mode of addressing is permissible are indicated by the column headed "immediate" in Figure 3-2. This mode of addressing is selected by beginning the specification of the corresponding operand (in the operand field of a source statement) with the pound character "#".

With the immediate mode of addressing, the operand field of the source statement either contains the actual value of the operand, or it includes a symbol or an expression which has an algebraic value equal to the value of the operand. The operand may be specified in accordance with any of the following formats:

- # Number
 # Symbol
- # Expression
- יר י

In the first three of these alternate forms the assembler will find or compute a numerical value of the operand. For any executive instruction in the immediate mode of addressing except CPX, LDS, or LDX, the numeric value must be an integer from 0 to 255 (decimal). For the operators CPX, LDS, or LDX, any value from 0 to 65535 (decimal) is valid.

In the last of the alternative forms, #'C, the apostrophe instructs the Assembler to translate the next character into the corresponding 7-bit ASCII code. The ASCII code so obtained is then the value of the operand. The single character "C" can be any character of the ASCII character set with hexadecimal value from 20 (SP) through 5F (____).

For the immediate mode of addressing, the assembler inserts the actual value of the operand into the machine code. Except for the three operators CPX, LDS, and LDX an instruction in the immediate mode is assembled into two bytes of machine code, and the value of the operand is entered in the second byte. When it is a number, the operand is entered in the memory in unsigned 8-bit binary code. When it is an ASCII character, the corresponding 7-bit ASCII code applies, using bits 0-6, and bit 7 is set to zero.

For the three operators CPX, LDS, or LDX, used in the immediate mode, the source statement is assembled into three bytes of machine code. The numerical operand, which can have any value from 0 through FFFF, will be entered in the second and third bytes. The second byte will contain the most significant part of the operand, the third byte will contain the least significant part of the operand. Both parts are entered into the respective bytes of the memory in unsigned 8-bit binary code.

The operators CPX, LDS, or LDX, in the immediate mode, are not normally used with an operand in the format "#'C". However, in such a case, the assembler would place the ASCII coded character "C" in the third byte of the machine code corresponding to the source instruction.

When the immediate mode of addressing is used, the numerical address is in effect that of the second byte of machine code which results from assembly of the source instruction. Data flow for the immediate addressing mode is shown in Figure 3-6.




Figure 3-6 Immediate Addressing

Mode Data Flow

Relative Addressing

For the relative addressing mode to be valid, there is a rule which limits the distance in the machine language program from the branch instruction to the destination of the branch. The rule which applies to the relative addressing mode is that the address of the destination of the branch must be within the range specified by:

(PC + 2) - 128 < D < (PC + 2) + 127

where:

PC = address of the first byte of the branch instruction D = address of the destination of the branch instruction.

When it is desired to transfer control beyond the range of the branch instructions, this can be done by using JMP (unconditional jump) or JSR (jump to subroutine). These instructions do not use the relative mode of addressing.

The assembler translates a branch instruction into two bytes of the machine code. The second byte contains a relative address. This is stored as a number in 8-bit, two's complement, binary form, with decimal value in the range from -128 to +127. These numbers correspond to the limits of the range of a branch instruction, as described above.

The relationship between the relative address and the absolute address of the destination of a branch instruction is expressed by:

D = (PC + 2) + R

where:

PC = address of first byte of the branch instruction
D = address of the destination of the branch instruction
R = the 8-bit, two's complement, binary number, stored in the second byte of the branch instruction.

The relative addressing mode is available only to the conditional branch instructions, the unconditional branch instruction BRA, and the branch to subroutine BSR. None of these source instructions can use any other mode of addressing. The three-character mnemonic instruction is, therefore, sufficient to determine for the assembler when the relative mode of addressing will be used. An example of the data flow for the relative addressing mode is shown in Figure 3-7.


Indexed Addressing

A column of Figure 3-2 indicates the instructions for which indexed addressing is valid.

With this mode of addressing, the numerical address is variable and dependent on the contents of the index register. The current address is obtained whenever it is required during the execution of a program, rather than being pre-determined by the assembler as it is for the other addressing modes. The operand field of the source statement contains a numerical value which, when added to the contents of the index register during execution of the program, will provide the numerical address. Alternatively the operand field may contain a symbol or an expression which the assembler is able to replace by the value which is to be added to the contents of the index register. An example of the indexed addressing mode is shown in Figure 3-8.

For indexed addressing the data for obtaining the numerical address may be written in any of the formats:

X ,X Number,X Symbol,X Expression,X



è

Figure 3-7 Relative Addressing Mode Data Flow




Figure 3-8 Indexed Addressing Mode

The single character "X" informs the assembler that the indexed mode is to be used, the character "X" being reserved to denote the index register.

The format "X", when used alone, instructs the assembler that the address of the operand is identical with the contents of the index register. (This format has the same effect on the assembly as if "0,X" had been written.)

If a symbol or an expression is used rather than a number, the assembler will find or compute a numerical value of that symbol or expression. The source program must then include other statements which define a numerical value for the symbol or which enable the assembler to compute a numerical value for the symbol or expression. Only values from zero to FF (hexadecimal) are valid. This value is added to the contents of the index register during execution to obtain the numerical address as shown in the following formula:

D = numerical value + X where

X = contents of index register

D = numerical address

For indexed addressing the source instruction is translated into two bytes of the machine code. The second byte contains the number, in unsigned 8-bit binary form, which is added during execution of the instruction to the contents of the index register. The number thus obtained is the numerical address (in accordance with the foregoing formula).

Direct and Extended Addressing

For direct addressing the source instruction is translated into two bytes of machine code. The second byte will contain the address in unsigned 8-bit binary form.

For extended addressing the source instruction is translated into three bytes of machine language. The second of these bytes will contain the highest 8 bits of the address. The third byte will contain the lowest 8 bits of the address. The contents of the second and third bytes will both be coded in unsigned 8-bit binary form.

For both direct and extended addressing, the address, which is placed by the assembler into the second or the second and third bytes of the machine code, is the absolute numerical address.

As may be seen in Figure 3-2, there are several instructions for which the extended mode of addressing is valid but the direct mode is not. For these instructions, when using any of the following formats, $\frac{1}{2}$

Number Symbol

Expression the assembler will select the extended mode of addressing whatever may be the value of the numerical address. The source statement will be translated into three bytes of the machine code.

For those instructions which may use the direct mode of addressing as well as the extended mode, the assembler selects the mode according to the following rule: The assembler will select direct addressing if the numerical address is in the range from zero to 255 (decimal) and will select extended addressing if the numerical address exceeds 255 (decimal). Examples of the direct and extended addressing modes are shown in Figures 3-9 and 3-10.




Figure 3-9 Direct Addressing Mode Data Flow




Figure 3-10 Extended Addressing Mode Data Flow

ASSEMBLER DIRECTIVES

The assembler directives allow the programmer control of the assembly of the executive instructions into machine code, including control of the allocation of memory, and assignment of values to data, when applicable. The assembler directives also provide for control of the sequencing of source programs through the assembler, and for control of the format of the assembler output.

A functional classification of the assembler directives is given below:

CODE	SUMMARY DEFINITION	FUNCTION
ORG	Assign origin of program counter	Defines the numerical address of the first byt of a subsequent segment the coded program.
EQU	Equate a symbol to an operand	Equates a symbol to a nu merical value, another symbol, or an expression
FCB FCC FDB RMB	Form constant byte Form constant characters Form double constant byte Reserve memory bytes	Assign values and addresses of data, and assign addresses of scratch areas of memory.
END MON	Define end of source program Return to console	Control the sequencing of source programs through the assembler.
NAM OPT PAGE SPC	Name the program or insert text Assembler control options Move paper to top of form Vertical spacing of program listing	Format control (Source program and/or assembler listing)

Assembler Directives - Operand Formating

FCB (2) EQU (1) FDB (2) ORG (1) RMB (1) SPC (1)	FCC NAM OPT	END MON PAGE
Number	Special Format- ting Rules	No Operand
Symbol Expression	(see details of the assembler dir- ectives in Appendix B.)	(Operand field is left blank or will be treated by the assembler as a comment.)

Notes: (1) Only one operand.

(2) May have more than one operand, separated by commas.

Labels Used with Assembler Directives

A label must be included in any source statement which includes the assembler directive "EQU". The label must be identical with a symbol used elsewhere in the source program. The "EQU" directive is used to define the symbol, directly or indirectly.

The significance of the label, in this case depends on that of the symbol with which it is identical. It can represent a numerical address, or data, or neither of these. In the latter case the label, and the corresponding symbol, would represent an algebraic quantity which appears in one or more expressions in the source program.

A label may be included in any source statement which includes any of the assembler directives FCB, FCC, FDB, or RMB. These are the only assembler directives which are translated individually into one or more bytes of machine code. The label, if used, represents the address of the first byte of the machine code which results from the respective source statement.

Any source statement which includes any assembler directive other than EQU, FCB, FCC, FDB or RMB, must not be written with a label.

Comments Used with Assembler Directives

The assembler directive "NAM" does not distinguish between the operand field and a comment. Both are treated by the assembler as continuous text.

A comment may be used with any other assembler directive at the option of the programmer; however, comments with the SPC or PAGE assembler directives will not be printed (these two directives do not print).

IV INSTRUCTION SET

The M6800 instructions are each described in detail in Appendix A. This section will provide a brief introduction to the instructions and discuss their use in writing 680b programs.

The instruction set is shown in summary form in Figure 4-1. Each of the 72 executable instructions of the source language assembles into from 1 to 3 bytes of machine code. The number of bytes depends on the particular instruction and on the addressing mode. The addressing modes which are available for use with the various executive instructions are indicated in Figure 3-2.

The coding of the first (or only) byte, corresponding to an executable instruction, is sufficient to identify the instruction and the addressing mode. The hexadecimal equivalents of the binary codes, which result from the translation of the 72 instructions, in all valid modes of addressing, are shown in Figure 4-2. There are 197 valid machine codes, 59 of the 256 possible codes being unassigned. The octal and decimal equivalents of the machine language codes are shown similarly, in Figures 4-3 and 4-4.

Microprocessor instructions are often divided into three general classifications: (1) memory reference, so called because they operate on specific memory locations; (2) operating instructions that function without needing a memory reference; (3) I/O instructions for transferring data between the microprocessor and peripheral devices.

In many instances, the 6800 performs the same operation on both its internal accumulators and the external memory locations. In addition, the M6800 treats peripheral devices exactly like memory locations, hence, no I/O instructions as such are required. Because of these features, other classifications are more suitable for introducing the 6800 instruction set: (1) Accumulator and memory operations; (2) Program control operations; (3) Condition Code Register operations.

CONDITION CODE REGISTER OPERATIONS

The Condition Code Register (CCR), also called the Program Status Byte, will be described first since it is affected by many of the other instructions as well as the specific operations shown in Figure 4-6. The CCR is a 6-bit register within the MPU that is useful in controlling program flow during system operation. The bits are defined in Figure 4-5-

The instructions shown in Figure 4-6 are available to the user for direct manipulation of the CCR. In addition, the MPU automatically sets or clears the appropriate status bits as many of the other instructions are executed. The effect of those instructions on the condition code register will be indicated as they are introduced and is also included in the Instruction Set Summary of Figure 4-1.

		_						DDRE			DES						BOOLEAN/ARITHMETIC OPERATION	c	ONI	D. CC	DE	RE	6.
ACCUMULATOR AND	MEMORY	L	IMM	ED	_	DIRE	CT	\perp	IND	EX		EXT	ND		INH	ER	(All register labels	5	4	3	2	1	•
OPERATIONS	MNEMONIC	OP.	-	#	OP	~	#	OP	~	#	OP	-	#	OP	~	#	refer to contents)	H	ī	N	Z	v	C
Add	ADDA	88	2	2	98	3	2	AB	5	2	88	4	3	T	Γ	Г	A+M→A	1	•	1	1	1	1
	ADDB	СВ	2	2	DB	3	2	EB	5	2	FB	4	3	1			B + M → B	1		1	1	:	1
Add Acmitrs	ABA			1				1		1				18	2	1	A+B→A	1	•	1	:	:	:
Add with Carry	ADCA	89	2	2	99	3	2	A9	5	2	89	4	3	1			A+M+C→A	1	•	1	t	:	:
	ADCB	C9	2	2	D9	3	2	E9	5	2	F9	4	3				B + M + C → B	t	•	1	:	:	1
And	ANDA	84	2	2	94	3	2	A4	5	2	B4	4	3	1			A · M · · A	•	•	:	1	R	•
	ANDB	C4	2	2	D4	3	2	E4	5	2	F4	4	3				B • M → B	•	•	1	1	R	•
Bit Test	BITA	85	2	2	95	3	2	A5	5	2	B5	4	3				A • M	•	•	:	1	R	•
•	BITB	C5	2	2	05	3	2	E5	5	2	F5	4	3	1			B • M	•	•	1	1	R	•
Clear	CLR	l	1	1	1	l		6F	7	2	7F	6	3	ł		1	00 → M	•	•	R	S	R	R
	CLRA				ľ			1	1		1	1	!	4F	2	1	00 →A .	•	•	R	S	R	R
•	CLRB	١	١.	١.	١	١.	١.	١	١.		l	١.	١.	5F	2	1	00 →B	•	•	R	s	R	R
Compare	CMPA	81	2	2	91	3	2	A1	5	2	B1	4	3	l			A - M	•	•	:	1	:	:
C A	CMPB	C1	2	2	01	3	2	E1	5	2	F1	4	3	l			B - M	•	•	1	1	1	1
Compare Acmitrs	CBA	1			1		l		١.	١.	l	١.	١.	11	2	1	A - B	•	•	1	1	‡	1
Complement, 1's	COM		1		ı		l	63	7	2	73	6	3				M→M	•	•	*	:	R	S
	COMA COMB	1			١.		ı	1	l			i	1	43	2	1	Ā→A	•	•	1		R	s
Complement, 2's	NEC		ĺ		1	l]	0	١.	١.		١.	١.	53	2	1	B→B	•	•	1	1	R	s
(Negate)					1	1	l	60	١,	2	70	6	3	١	. 1		00 - M → M	•	•	1	1	Õ	13
(megane)	NEGA NEGB	Ì			1		1		1		1		1	40 50	2	1	00 ~ A → A	•	•	:	:		3
								l			1				- 1	1	00 - B → B	•	•			ଡା	@
Decimal Adjust, A	DAA		i	1		1	ļ	1	l		1	1	1	19	2	1.	Converts Binary Add. of BCD Characters into BCD Format	•	•	:	:	:	3
Decrement	DEC	Į	Į	1	l		l	6A	7	2	7A	6	3				M = 1 → M			1	:	0	•
	DECA	1	1		1	ł								4A	2	1	A – 1 → A			1		ŏ	
	DECB			}	1									5A	2	1	B 1 -> B			:		ŏ	
Exclusive OR	EORA	88	2	2	98	3	2	A8	5	2	88	4	3				A⊕M→A			1	1	R	
	EORB	C8	2	2	08	3	2	E8	5	2	F8	4	3				8 ⊕ M → B			:	1	R	
Increment	INC		1					60	7	2	7C	6	3		. 1		M+1→M			:		0	
	INCA				ĺ							1		4C	2	1	A+1→A			1		٥	
	INCB			l		i I				١.				5C	2	1	B+1→B			:		٥	
Load Acmitr	LDAA	86	2	2	96	3	2	A6	5	2	В6	4	3		1	- 1	M→A	•	•	:	1	Ř	•
	LDAB	C6	2	2	D6	3	2	E6	5	2	F6	4	3		- 1	- 1	M → B	•	•	:	:	R	•
Or, Inclusive	ORAA	8A	2	2	9A	3	2	AA	5	2	BA	4	3			İ	A+M→A	•	•	:	‡	R	•
	ORAB	CA	2	2	DA	3	2	EA	5	2	FA	4	3		- 1	ı	B + M → B	•	•	:	:	R	•
Push Data	PSHA			1										36	4	1	A → MSP, SP-1 → SP	•	•	•	•	•	•
	PSHB			1										37	4	1	B → M _{SP} , SP – 1 → SP	•	•	•	•	•	•
Puil Data	PULA										1 1			32	4	1	SP + 1 → SP, MSP → A	•	•	•	•	•	•
	PULB										ı			33	4	1	SP + 1 → SP, M _{SP} → B	•	•	•	•	•	•
Rotate Left	ROL				1			69	7	2	79	6	3				M)	•	•	t		⊚	:
	ROLA						li							49	2	1	v - chimin	•	•	1		©	1
	ROLB				ļi									59	2	1	B) 5 57 - 10	•	•	1		@	:
Actete Right	ROR			ĺ	li			66	7	2	76	6	3				M	•	•	1		⊚∣	‡
	RORA													46	2	1	v} ~6 ~ tmin.tm	•	•	:		©	‡
	RORB	- 1				,								56	2	1	B) 57 - 56	•	•	‡		⊚∣	‡
Shift Left, Arithmetic	ASL	- 1						68	'	2	78	6	3		- 1		M) -	•	•	1		⊚∣	1
	ASLA								i					48	2	1	A	•	•	1		©	:
	ASLB	1												58	2	1	в) — —	•	•	\$		©	1
Shift Right, Arithmetic	ASR							67	7	2	77	6	3		ı	- [M)	•	•	1		©	1
	ASRA	-						1	ı					47	2	1	v}	•	•	1		⊚∣	1
	ASRB	- 1			1				- 1					57	2	1	в) "	•	•	:		⊚∣	:
Shift Right, Logic.	LSR	- 1						64	7	2	74	6	3		- 1	٠.	M} → .	•	•	R	:	ଭା	:
	LSRA	- 1				ı			- 1	- 1				44	2	1	A 0 → [] TITTE → Q	•	•	R		⊚∣	*
	LSRB	- 1					i						li	54	2	1	B) "	•	•	R	1	⊚∣	:
Store Acmiti-	STAA	!			97	4	2	A7	6	2	B7	5	3		- 1		A→M	•	•	:	‡	R	•
	STAB	- 1	1		D7	4	2	E7	6	2	F7	5	3		- 1	ł	B → M	•	•	: [1	R	•
Subtract	SUBA	80	2	2	90	3	2	A0	5	2	В0	4	3			1	A - M → A	•	•	:	. 1	:	1
	SUBB	co	2	2	DO	3	2	E0	5	2	FO	4	3			- 1	B - M → B	•	•	:	- 1	:	1
Subract Acmitrs.	SBA	- 1					-		- [1			10	2	1	A - B → A	•	•	:	* [:	:1
Subtr. with Carry	SBCA	82	2	2	92	3	2	A2	5	2	82	4	3			ļ	A - M - C → A	•	•	\$:	:	:
	SBCB	C2	2	2	D2	3	2	E2	5	2	F2	4	3				B - M - C → B	•	•	:	:	:	:
			- 1		ı I	- 1	- 1	- 1			1			16	2	1	A→B	•	•	:	:	R	•
Fransfer Acmitrs	TAB	- 1	- 1				- 1																
Fransfer Acmitrs	TAB TBA										- 1			17	2	1	B→A	•	•	:	:	R	•
Fransfer Acmitrs Fest, Zero or Minus								6D	,	2	70	6	3	17	2	.1	B → A M – 90		- 1	:	:	R	Ĥ
	TBA							6D	,	2	70	6	3	17 40	2	1	1	- 1	•	:	:	R	A R

Figure 4-1 M6800 Instruction Set

INDEX REGISTER AND	STACK		IMMI	0		DIRE	CT	Π	INDE	x		EXT	ND		INHI	R		5	4	3	2	1	0
POINTER OPERATIONS	MNEMONIC	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	BOOLEAN/ARITHMETIC OPERATION	н	ı	N	Z	v	С
Compare Index Reg	CPX	8C	3	3	90	4	2	AC	6	2	ВС	5	3				$(X_H/X_L) = (M/M + 1)$	•	•	0	:	(3)	•
Decrement Index Reg	DEX					l	l				l			09	4	1	X = 1 → X		•	•	1	•	•
Decrement Stack Potr	DES			l		1								34	4	1	SP - 1 → SP	•		•	•	•	•
Increment Index Reg	INX	1		1	ł	1	l	l					i	08	4	1	X+1→X	•	•	•	:	•	•
Increment Stack Potr	INS					1	1	1		1				31	4	1	SP + 1 → SP	١.		•	•	•	•
Load Index Reg	LOX	CE	3	3	DE	4	2	EE	6	2	FE	5	3				$M \rightarrow X_H$, $(M + 1) \rightarrow X_L$			9		R	•
Load Stack Potr	LOS	8E	3	3	9E	4	2	AE	6	2	8E	5	3		l	l	M → SPH, (M + 1) → SPL		•	9	:	R	•
Store Index Reg	STX	1			DF	5	2	EF	7	2	FF	6	3				$X_H \rightarrow M, X_L \rightarrow (M+1)$		•	9	ţ	Я	•
Store Stack Potr	STS				9F	5	2	AF	7	2	8F	6	3				SP _H → M, SP _L → (M + 1)	•	•	9	ŧ	A	•
Indx Reg → Stack Pntr	TXS					l	l				l	١	1	35	4	1	X - 1 → SP		•	•	•	٠	•
Stack Petr → Indx Reg	TSX				ł									30	4	1	SP + 1 → X	•	•	•	٠	٠	٠

JUMP AND BRANCH		R	ELA'	TIVE		IND	X		EXT	10		INHE	R	1	5	4	3	2	1	0]
OPERATIONS	MNEMONIC	OP	~	#	OP	~	#	OP	~	#	OP	~	#	BRANCH TEST	H	1	N	z	٧	C]
Branch Always	BRA	20	4	2										None	•	•	•	•	•	•	П
Branch If Carry Clear	BCC	24	4	2			1		ŀ		1			C = 0	•	•	•	•	•	•	
Branch If Carry Set	BCS	25	4	2			l			1				C = 1	•	•	•	•	•	•	11
Branch If * Zero	BEQ	27	4	2				'		1	1			Z = 1		•	•	•	•	•	Ш
Branch If > Zero	BGE	2C	4	2				l						N + V × C	•	•	•	•	•	•	Ш
Branch If > Zero	BGT	2E	4	2				l	ł	l				Z + (N ⊕ V) = 0	•	•	•	•	•	•	Ш
Branch If Higher	ВНІ	22	4	2		1	1	ļ	1		ļ		İ	C + Z = 0	•	•	•	١•	•	•	Ш
Branch If ≤ Zero	BLE	2F	4	2		l		1			l		l	Z + (N + V) = 1	•	•	•		•	•	Ш
Branch If Lower Or Same	BLS	23	4	2	l	l	l	ŀ	ĺ		1		1	C + Z = 1	•	•	•	•	•	•	1
Branch If < Zero	BLT	20	4	2			l	i				l	1	N ⊕ V ≈ 1	•	•	•	•	•	•	П
Branch If Minus	BMI	28	4	2	l	1	1			ļ	l	l	l	N = 1	•	•	•	•	•	•	П
Branch If Not Equal Zero	BNE	26	4	2	l	1	1	i	ļ.		l	İ	l	Z = 0	•	•	•	•	•	•	Ш
Branch If Overflow Clear	BVC	28	4	2		1	l	1	1	l	l	,	l	V = 0		•	•	•	•	•	П
Branch If Overflow Set	BVS	29	4	2	1		l			l	1	l	1	V = 1		•	•	•		•	1
Branch If Plus	BPL	2A	4	2	ł		l	1			l			N = 0	٠	•	•	•	•	•	Ш
Branch To Subroutine	BSR	80	8	2	1	ĺ				l	1			1)	•	•	•		•	•	Ш
Jump	JMP	l		1	6E	4	2	7E	3	3	1	ł	1	See Special Operations	•	•	•	•	•		Ш
Jump To Subroutine	JSR	l		1	AD	8	2	BD	9	3	l	1		IJ	•	٠			•		1
No Operation	NOP	1		l	ľ	l	1		l	l	01	2	1	Advances Prog. Cntr. Only		•	•	•	•	١.	Ш
Return From Interrupt	RTI	1		ı	ł					l	38	10	1	1.	1-		- (<u>.</u>			1
Return From Subroutine	RTS	Ì	ĺ		l	1					39	5	1			•	۱•	Ī٠	•	•	
Software Interrupt	SWI	ı	l	l		l	ı		l		3F	12	1	See special Operations		s	•		•	•	
Wait for Interrupt	WAI			l	1		ŀ				3E	9	1	,	•	0	•	•	•	1.	

CONDITIONS CODE R	EGISTER		INHER		BOOLEAN	5	4	3	2	1	0	ŀ
OPERATIONS	MNEMONIC	OP	~	=	OPERATION	н	. 1	N	z	٧	С	
Clear Carry	CLC	oc	2	1	0 → C	•	•	•	•	•	R	l
Clear Interrupt Mask	CLI	0E	2	1	0 →1	•	R	•	•	•	•	l
Clear Overflow	CLV	0A	2	1	0 → ∨	•	•	•	•	R	•	ı
Set Carry	SEC	0D	2	1	1 → C	•	•	•	•	•	S	ı
Set Interrupt Mask	SEI	0F	2	1	1 →1	•	s	•	•	•	•	ı
Set Overflow	SEV	08	2	1	1 → V	•	•	•	•	s	•	١
Acmitr A → CCR	TAP	06	2	1	A → CCR			- (12) -		-	ı
CCR → Acmitr A	TPA	07	2	1	CCR → A	•	•	1 •	•	•	•	l

L	E	G	E	N	0	;	

Operation Code (Hexadecimal);

- Number of MPU Cycles;
- Number of Program Bytes;
- Arithmetic Plus; Arithmetic Minus;
- Boolean AND;
- MSP Contents of memory location pointed to be Stack Pointer;
- Boolean Inclusive OR;
- Boolean Exclusive OR;
- Complement of M;
- Transfer Into;
- Bit = Zero;

- Byte = Zero;
- Half-carry from bit 3; Interrupt mask
- Negative (sign bit)
- Zero (byte)
- Carry from bit 7 Reset Always
- Set Always
- Test and set if true, cleared otherwise
- Not Affected

 CCR Condition Code Register
- LS Least Significant
 MS Most Significant

CONDITION CODE REGISTER NOTES:

- (Bit set if test is true and cleared otherwise)

 (Bit V) Test: Result = 10000000?
- (Bit C) Test: Result = 00000000?

 (Bit C) Test: Decimal value of most significant BCD Character greater than nine?
 (Not cleared if previously set.).

- (Not clared if previously set.)

 (Bit V) Test: Operand * 10000000 prior to execution?

 (Bit V) Test: Operand * 01111111 prior to execution?

 (Bit V) Test: Set equal to result of N & Caffer shift has occurred.

 (Bit V) Test: Set equal to result of N & Caffer shift has occurred.

 (Bit N) Test: Segn bit of most significant (MS) byte of result = 1?

 (Bit N) Test: Result less than zero? (Bit 15 1)

 (Bit N) Test: Result less than zero? (Bit 15 1)

 (All) Could Condition Code Register from Stock. (See Special Operations)

 (Bit 1) Set when interrupt occurs. If previously set, a Non-Makable Interrupt is required to exist the west state.
- (3 (ALL) Set according to the contents of Accumulator A.

00	•	40	NEG	A	80	SUB	Α	IMM	C0	SUB B	IMM
01	NOP	41	•		81	CMP	Α	IMM	Cl	CMP B	IMM
02	•	42	•		82	SBC	Α	IMM	C2	SBC B	IMM
03	•	43	COM	A	83	•		j	C3	•	
04	•	44	LSR	Α	84	AND	Α	IMM	C4	AND B	IMM
05	•	45			85	BIT	Α	IMM	C5	BIT B	IMM
06	TAP	46	ROR	Α .	86	LDA	Α	IMM	C6	LDA B	IMM
07	TPA	47	ASR	A	88				C7		
08	INX	48	ASL	A	88	EOR	Α	IMM	C8	EOR B	IMM
09	DEX	49	ROL	A	89	ADC	Α	IMM	C9	ADC B	IMM
0 A	CLV	4A	DEC	A	8A	ORA	Α	IMM	CA	ORA B	IMM
OB	SEV	4B	*		8B	ADD	Α	IMM	CB	ADD B	IMM .
0C	CLC	4C	INC	A	8C	CPX		IMM	CC		
OD	SEC	4D	TST	A	8D	BSR		REL	CD	•	
0E	CLI	4E	*		8E	LDS		IMM	CE	LDX	IMM
0F	SEI	4F	CLR	A	8F	*			CF	•	
10	SBA	50	NEG	В	90	SUB	Α	DIR	DO	SUB B	DIR
11	CBA	52	*		91	CMP	·A	DIR	D1	CMP B	DIR
12	•	52	•		92	SBC	Α	DIR	D2	SBC B	DIR
13	•	53	COM	В	93	*			D3	•	
14	•	54	LSR '	В	94	AND	A	DIR	D4	AND B	DIR
15	*	- 55			95	BIT	Α	DIR	D5	BIT B	DIR
16	TAB	56	ROR	В	96	LDA	Α	DIR	D6	LDA B	DIR
17	TBA	57	ASR	В	97	STA	Α	DIR	D7	STA B	DIR
18	•	58	ASL	В	98	EOR	Α	DIR	D8	EOR B	DIR
19	DAA	59	ROL	В	99	ADC	Α	DIR	D9	ADC B	DIR
1A	•	5A	DEC	В	9A	ORA	Α	DIR	DA	ORA B	DIR
1B	ABA	5B	*		9B	ADD	Α	DIR	DB	ADD B	DIR
1C	•	5C	INC	В	9C	CPX		DIR	DC	*	
1D	•	5D	TST	В	9D	*			DD		
1E	•	5E	*		9E	LDS		DIR	DΕ	LDX	DIR
1F	•	5F	CLR	В	9F	STS		DIR	DF	STX	DIR
20	BRA REL	60	NEG	IND	A0	SUB	Α	IND	E0	SUB B	IND
21	•	61	•		A1	CMP	Α	IND	ΕI	CMP B	IND
22	BHI REL	62	•		A2	SBC	Α	IND	E2	SBC B	IND
23	BLS REL	63	COM	IND	A3	*			E3	*	
24	BCC REL	64	LSR	IND	A4	AND	Α	IND	E4	AND B	IND
25	BCS REL	65	•		A5	BIT	Α	IND	E5	BIT B	IND
26	BNE REL	66	ROR	IND	A6	LDA	Α	IND	E6	LDA B	IND
27	BEQ REL	67	ASR	IND	A7	STA	Α	IND	E7	STA B	IND
28	BVC REL	68	ASL	IND	A8	EOR	Α	IND	E8	EOR B	IND
29	BVS REL	69	ROL	IND	A9	ADC	Α	IND	E9	ADC B	IND
2A	BPL REL	6A	DEC	IND	AA	ORA	Α	IND	EA	ORA B	IND
2B	BMI REL	6B	•		AB	ADD	Α	IND	EB	ADD B	IND
2C	BGE REL	6C	INC	IND	AC	CPX		IND	EC	•	
2D	BLT REL	6D	TST	IND	AD	JSR		IND	ED	•	
2E	BGT REL	6E	JMP	IND	AE	LDS		IND	EE	LDX	IND
2F	BLE REL	6F	CLR	IND	AF	STS		IND	EF	STX	IND
30	TSX	70	NEG	EXT	B0	SUB	Α	EXT	F0	SUB B	EXT
31	INS	71			BI	CMP	Α	EXT	F1	CMP B	EXT
32	PUL A	7.2	*		B2	SBC	Α	EXT	F2	SBC B	EXT
33	PUL B	73	COM		B3	•			F3		
34	DES	74	LSR	EXT	B4	AND	Α	EXT	F4	AND B	EXT
35	TXS	75	*		B5	BIT	Α	EXT	F5	BIT B	EXT
36	PSH A	76	ROR	EXT	B6	LDA	Α	EXT	F6	LDA B	EXT
37	PSH B	77	ASR	EXT	B7	STA	A	EXT	F7	STA B	EXT
38	•	78	ASL	EXT	B8	EOR	A	EXT	F8	ADC B	EXT
39	RTS	79	ROL	EXT	B9	ADC	A	EXT	F9	ADC B	EXT
3A	•	7A.	DEC	EXT	BA	ORA	Α	EXT	FA	ORA B	EXT
3 B	RTI	7B	*		BB	ADD	A	EXT	FB	ADD B	EXT
3C	•	7C	INC	EXT	BC	CPX		EXT	FC	•	
3D	•	7D	TST	EXT	BD	JSR		EXT	FD	•	
3E	WAI	7E	JMP	EXT	BE	LDS		EXT	FE	LDX	EXT
3F	SWI	7F	CLR	EXT	BF	STS		EXT	FF	STX	EXT
	. Addressing Modes:		A =	Accumulator		IMM	==	Immediate		REL = I	Relative

1. Addressing Modes: A = Accumulator A | IMM = Immediate | REL = Relative B = Accumulator B | IMR = Direct | IND = Indexe |

2. Unassigned code indicated by **** | EXT = Extended |

Figure 4-2 Hexadecimal Values of Machine Codes

000			100	NE	G A	200	SUE	3 /	A IMN	1 300	SUE	В	IMM
001		•	101	*		201	CM:			1 30			IMM
003			102		МА	202	SBC	. 4	A IMN			B	IMM
004			104	LSF		203 204	4 5 17			303			
005			105	*		204	ANI BIT) A					IMM
006			106	RO	R A	206	LDA					В	IMM
007			107	ASI		207	*		1 HVIIV	307		В	IMM
010			110	ASI		210	EOR	A	IMM			В	IMM
011			111	ROI		211	ADC						IMM
012			112	DEC	C A	212	ORA		IMM.				IMM
014			113	INC	_	213	ADI				ADD		IMM
015			115	TST	A A	214 215	CPX		IMM				
016	CLI		116	*	Α.	216	BSR LDS		REL		*		
017	SEI		117	CLR	. A	217	*		IMM		LDX		IMM
020	SBA		120	NEC		220	SUB	Α	DIR	317	SUB	В	Din
021	CBA		121	*		221	CMF			321	CMP		DIR DIR
022	*		122	*		222	SBC	A		322	SBC	В	DIR
023 024			123	CON		223	*			323	*	_	DIK
024	*		124	LSR	В	224	AND			324	AND	В	DIR
026	TAB		125	ROR	ь.	225	BIT	Α		325	BIT	В	DIR
027	TBA		127	ASR	B B	226	LDA	A		326	LDA	В	DIR
030	*		130	ASL	В	227	STA	A	DIR	327	STA	В	DIR
031	DAA		131	ROL		231	EOR ADC	A A	DIR	330	EOR	В	DIR
032	*		132	DEC	В	232	ORA	A	DIR DIR	331	ADC ORA	B B	DIR
033	ABA		133	*		233	ADD		DIR	333	ADD	В	DIR DIR
034			134	INC	В	234	CPX	•	DIR	334	*	ь	DIK
035 036			135	TST	В	235	*			335	*		
036	*		136 .	*	_	236	LDS		DIR	336	LDX		DIR
040	BRA	REL	137	CLR NEG	B IND	237	STS		DIR	337	STX		DIR
041	*	KLL	141	*	IND	240	SUB CMP	A	IND	340	SUB	В	IND
042	BHI	REL	142	*		242	SBC	A	IND	341	CMP	В	IND
043	BLS	REL	143	COM	IND	243	*	^	IND	342	SBC	В	IND
044	BCC	REL	144	LSR	IND	244	AND.	Α	IND	344	AND	В	IND
045	BCS	REL	145	*		245	BIT	Α	IND	345	BIT	В	IND
046 047	BNE	REL	146	ROR	IND	246	LDA	A	IND	346	LDA	В	IND
050	BEQ BVC	REL REL	147	ASR	IND	247	STA	A	IND	347	STA	В	IND
051	BVS	REL	150	ASL ROL	IND	250	EOR	A	IND	350	EOR	В	IND
052	BPL	REL	152	DEC	IND IND	251 252	ADC	A	IND	351	ADC	В	IND
053	BMI	REL	153	*	IND	253	OR A ADD	A A	IND IND	352 353	ORA	В	IND
054	BGE	REL	154	INC	IND	254	CPX	^	IND	354	ADD *	В	IND
055	BLT	REL	155	TST	IND	255	JSR		IND	355			į
056	BGT	REL	156	JMP	IND	256	LDS		IND	356	LEX		IND
057 060	BLE	REL	157	CLR	IND	257	STS		IND	357	STX		IND
061	TSX INS		160	NEG	EXT	260	SUB	Α	EXT	360	SUB	В	EXT
062	PUL	Α	161 162	*		261	CMP	A	EXT	361	CMP	В	EXT
063		В	163	СОМ	EVT	262 263	SBC	Α	EXT	362	SBC	В	EXT
064	DES	_	164	LSR	EXT	264	AND	Α	EVT	363	*		
065	TXS		165	*		265	BIT	A	EXT EXT	364 365	AND BIT	B B	EXT
066		A	166	ROR	EXT	266	LDA	A	EXT	366	LDA	В	EXT EXT
067	PSH	В	167	ASR	EXT	267	STA	A	EXT	367	STA	В	EXT
070	# DTC		170	ASL	EXT	270	EOR	A	EXT	370	EOR	В	EXT
071 072	RTS *		171	ROL	EXT	271	ADC	Α	EXT	371	ADC	В	EXT
073	RTI		172	DEC	EXT	272	ORA	A	EXT	372		В	EXT
074	*		173 174	INC	EXT	273 274	ADD CPX	A	EXT	373	ADD	В	EXT
075	*		175	TST	EXT	275	JSR -		EXT	374 375	*		- 1
076	WAI		176	JMP	EXT	276	LDS		EXT EXT	375 376	LDX		EVT
077	swi		177	CLR	EXT	277	STS		EXT	377	STX		EXT
lotes: 1	. Addre	ssing Modes:		A =	Accumulator	A	IMM	=	Immediate		REL =	P.	lative
		-		B =	Accumulator		DIR		Direct		ND =	Ind	exed
2	. Unass	igned code in	dicated	by`` * ''.			EXT		Extended				

Figure 4-3 Octal Values of Machine Codes

001 NOP													
003	000	•	064	NEG	A	128	SUB	Α	IMM	192	SUB	В	IMM
003 006 007 COM		NOP		•									
006 *		•		•			SBC	Α	IMM		SBC	В	IMM
006		•					•				•		
006		•		LSR	A								IMM
007		•		•			BIT	Α	IMM	197		В	IMM
008 INX					Α		LDA	Α	IMM		LDA	В	IMM
009 DEX		TPA	071	ASR	Α	135	*			199	*		
010 CLV		INX	072	ASL	A	136	EOR	Α	IMM	200	EOR	В	IMM
010 CLV	009	DEX	073	ROL	Α	137	ADC	Α	IMM	301	ADC	В	IMM
011 SEV	010	CLV	074		Α	138	ORA	Α	IMM	202	ORA	В	IMM
012 CLC	011	SEV		*		139							IMM
013 SEC	012	CLC		INC	Α	140					*		
014 CLI		SEC			Α	141							
016 SBA	014	CLI		*		142					LDX		IMM
016 SBA 080 NEG B	015	SEI		CLR	Α	143	*				*		
018							SUB	Α	DIR		SUB	В	DIR
018 * 082 * 146 SBC A DIR 210 SBC B DIR 019 * 083 COM B 147 * 211 * 021 * 085 * 148 AND A DIR 212 AND B DIR 021 AND B DIR 022 TAB 086 ROR B 150 LDA A DIR 213 BIT B DIR 022 TAB 086 ROR B 150 LDA A DIR 215 STA B DIR 023 TBA 087 ASR B 151 STA A DIR 215 STA B DIR 025 DAA 089 ROL B 153 ADC A DIR 216 EOR B DIR 025 DAA 089 ROL B 153 ADC A DIR 216 EOR B DIR 027 ABA 091 * 155 ADD A DIR 218 ORA B DIR 027 ABA 091 * 155 ADD A DIR 218 ORA B DIR 028 * 092 INC B 156 CPX DIR 220 * 029 * 093 TST B 157 * 221 LDX DIR 028 * 094 * 158 LDS DIR 222 LDX DIR 029 * 093 TST B 157 * 221 * 030 * 094 * 158 LDS DIR 222 LDX DIR 033 * 097 * 161 CMP A IND 225 CMP B IND 033 * 097 * 161 CMP A IND 225 CMP B IND 033 * 097 * 161 CMP A IND 225 CMP B IND 036 BCC ReL 100 LSR IND 166 LDA A IND 226 SBC B IND 039 REQ REL 102 ROR IND 166 LDA A IND 229 BIT B IND 039 REQ REL 102 ROR IND 166 LDA A IND 230 LDA B IND 039 REQ REL 103 ASR IND 166 LDA A IND 231 STA B IND 041 BVS REL 105 ROL IND 169 ADC A IND 235 ADD B IND 041 BVS REL 105 ROL IND 169 ADC A IND 236 ADD B IND 041 BVS REL 105 ROL IND 169 ADC A IND 236 ADD B IND 041 BVS REL 105 ROL IND 169 ADC A IND 235 ADD B IND 041 BVS REL 105 ROL IND 169 ADC A IND 235 ADD B IND 041 BVS REL 105 ROL IND 170 RA A IND 235 ADD B IND 041 BVS REL 105 ROL IND 170 RA A IND 235 STX IND 048 TSX 117 ADD				*	_								
019 * 083 COM B		•		*									
020 * 084 LSR B				COM	R		*	••	Dik		*	_	Dik
021		•					AND	Δ	פות		AND	B	DID
022 TAB		*		*	ь								
023 TBA		TAR		DOD	B								
024													
025 DAA 089 ROL B 153 ADC A DIR 217 ADC B DIR 026 * 090 DEC B 154 ORA A DIR 218 ORA B DIR 027 ABA 091 * 155 ADD A DIR 219 ADD B DIR 028 * 092 INC B 156 CPX DIR 220 * 220 * 221 * 221 * 221 * 221 * 221 * 222 CINX DIR 030 * 094 * 158 LDS DIR 222 LDX DIR 031 * 095 CLR B 159 STS DIR 222 LDX DIR 031 * 095 CLR B 159 STS DIR 222 LDX DIR 032 BRA REL 096 NEG IND 166 SUB A IND 224 SUB B IND 033 * 097 * 161 CMP A IND 225 CMP B IND 034 BHI REL 098 * 162 SBC A IND 225 CMP B IND 035 BLS REL 099 COM IND 163 * 227 * * 036 BCC REL 100 LSR IND 166 SBT A IND 228 AND B IND 037 BCS REL 100 LSR IND 166 LDA A IND 229 BIT B IND 038 BNE REL 102 ROR IND 166 LDA A IND 230 LDA B IND 039 REQ REL 103 ASR IND 166 LDA A IND 230 LDA B IND 040 BVC REL 104 ASL IND 168 EOR A IND 231 STA B IND 041 BVS REL 105 ROL IND 169 ADC A IND 233 ADC B IND 042 BPL REL 106 DEC IND 170 ORA A IND 235 ADD B IND 043 BMI REL 107 *		1 DA *											
020		DAA											
027 ABA		DAA *											
028 * 092 INC B 156 CPX DIR 220 *		404		DEC	В								
030 030 030 031 034 035 036 037 038 038 038 039		ABA		1310				А			ADD	В	DIR
030 * 094 * 095 CLR B 158 LDS DIR 222 LDX DIR 031 * 095 CLR B 159 STS DIR 223 STX DIR 033 * 097 * 160 SUB A IND 224 SUB B IND 033 * 097 * 161 CMP A IND 225 CMP B IND 036 BNS REL 099 COM IND 163 * 227 * * 161 CMP A IND 225 CMP B IND 035 BLS REL 099 COM IND 163 * 227 * * 162 SBC A IND 226 SBC B IND 035 BCS REL 100 LSR IND 164 AND A IND 228 AND B IND 037 BCS REL 101 * 165 BIT A IND 229 BIT B IND 038 BNE REL 102 ROR IND 166 LDA A IND 230 LDA B IND 039 REQ REL 103 ASR IND 167 STA A IND 231 STA B IND 040 BVC REL 104 ASL IND 168 EOR A IND 232 EOR B IND 041 BVS REL 105 ROL IND 169 ADC A IND 233 ADC B IND 042 BPL REL 106 DEC IND 169 ADC A IND 235 ADD B IND 043 BMI REL 107 * 171 ADD A IND 235 ADD B IND 045 BLT REL 109 TST IND 173 JSR IND 237 *		•					CPX		DIK		•		
031 *		•		151	В		*						
032 BRA REL		•		*	_								
033 8													
034		BRA REL		NEG	IND								
035 BLS REL		*		*									
036 BCC REL 100 LSR IND 164 AND A IND 228 AND B IND 037 BCS REL 101 * 165 BIT A IND 229 BIT B IND 038 BNE REL 102 ROR IND 166 LDA A IND 230 LDA B IND 039 REQ REL 103 ASR IND 167 STA A IND 231 STA B IND 040 BVC REL 104 ASL IND 168 EOR A IND 231 STA B IND 041 BVS REL 105 ROL IND 169 ADC A IND 233 ADC B IND 042 BPL REL 106 DEC IND 170 ORA A IND 233 ADC B IND 043 BMI REL 107 * 171 ADD A IND 235 ADD B IND 043 BMI REL 107 *				*				Α	IND		SBC	В	IND
037 BCS REL 101 * 165 BIT A IND 229 BIT B IND 038 BNE REL 102 ROR IND 166 LDA A IND 230 LDA B IND 040 BVC REL 103 ASR IND 167 STA A IND 231 STA B IND 040 BVC REL 104 ASL IND 168 EOR A IND 232 EOR B IND 041 BVS REL 105 ROL IND 169 ADC A IND 233 ADC B IND 042 BPL REL 106 DEC IND 170 ORA A IND 233 ADC B IND 043 BMI REL 107 * 171 ADD A IND 234 ORA B IND 043 BMI REL 107 * 171 ADD A IND 235 ADD B IND 044 BGE REL 108 INC IND 172 CPX IND 236 * 100 AGC AG											*		
038 BNE REL 102 ROR IND 166 LDA A IND 230 LDA B IND 109 REQ REL 103 ASR IND 166 EOR A IND 231 STA B IND 167 STA A IND 231 STA B IND 168 EOR A IND 232 EOR B IND 169 ADC A IND 232 EOR B IND 1041 BVS REL 105 ROL IND 169 ADC A IND 233 ADC B IND 1042 BPL REL 106 DEC IND 170 ORA A IND 233 ADC B IND 1043 BMI REL 107 * 1711 ADD A IND 235 ADD B IND 1044 BGE REL 109 INC IND 172 CPX IND 235 ADD B IND 1044 BGE REL 109 TST IND 173 JSR IND 237 *			100	LSR	IND	164	AND	Α	IND	228	AND	В	IND
039				*		165	BIT	Α	IND	229	BIT	В	IND
040 BVC REL 104 ASL IND 168 EOR A IND 232 EOR B IND 041 BVS REL 105 ROL IND 169 ADC A IND 233 ADC B IND 043 BMI REL 106 DEC IND 170 ORA A IND 234 ORA B IND 043 BMI REL 107 *	038	BNE REL	102	ROR	IND	166	LDA	Α	IND	230	LDA	В	IND
040 BVC REL 104 ASL IND 168 EOR A IND 232 EOR B IND 041 BVS REL 105 ROL IND 169 ADC A IND 233 ADC B IND 043 BMI REL 106 DEC IND 170 ORA A IND 234 ORA B IND 043 BMI REL 107 *	039	REQ REL	103	ASR	IND	167	STA	Α	IND	231	STA	В	IND
041 BVS REL	040	BVC REL	104	ASL	IND	168	EOR	Α	IND	232	EOR	В	
GAZ	041	BVS REL	105	ROL	IND	169	ADC	Α	IND	233	ADC	В	IND
043 BMI REL 107 * 171 ADD A IND 235 ADD B IND 044 BGE REL 108 INC IND 172 CPX IND 236 *	042	BPL REL	106	DEC		170						В	
044 BGE REL 108 INC IND 172 CPX IND 236 *	043	BMI REL	107	*		171						В	
045 BLT REL 109 TST IND 173 ISR IND 237 * * * * * * * * * * * * * * * * * *				INC	IND						*		
046 BGT REL 110 JMP IND 174 LDS IND 238 LDX IND 174 LDS IND 239 STX IND 175 STS IND 239 STX										*			
047 BLE REL 111 CLR IND 175 STS IND 239 STX IND 048 TSX 112 NEG EXT 176 SUB A EXT 240 SUB B EXT 241 CMP B EXT 242 SBC B EXT 242 SBC B EXT 243 SBC B EXT 244 SBC B EXT 245 SBT EXT											LDX		IND
048 TSX													
049 INS								Α				В	
050 PUL A				*									
051 PUL B				*									
052 DES				COM	EXT		*	••	~~.		*	-	2.11
053 TXS							AND	Α	FYT		AND	R	FYT
054 PSH A				*									
055				BUD	FYT								
056 * 120 ASL EXT 184 EOR A EXT 248 EOR B EXT 057 RTS 121 ROL EXT 185 ADC A EXT 249 ADC B EXT 058 * 122 DEC EXT 186 ORA A EXT 250 ORA B EXT 059 RTI 123 * 187 ADD A EXT 251 ADD B EXT 060 * 124 INC EXT 188 CPX EXT 252 * 061 * 125 TST EXT 189 JSR EXT 253 * 062 WAI 126 JMP EXT 190 LDS EXT 254 LDX EXT 257 187 188													EVT
057 RTS		*											
058 * 122 DEC EXT 186 ORA A EXT 250 ORA B EXT 187 ADD A EXT 251 ADD B EXT 251 ADD B EXT 252 ADD B EXT 253 ADD B EXT 254 ADD B EXT 255 ADD		DTC											
059 RTI		¥ 617											
060 *		DTI		DEC	EAI								
061 * 125 TST EXT 189 JSR EXT 253 *		K11		INC	EVT			A			ADD	В	EXT
062 WAI 126 JMP EXT 190 LDS EXT 254 LDX EXT		-									-		
													EMT
THE SWI TITE CIRCLETT THE SIX FYT 1965 CTV DVT													
Notes: 1 Addressing Modes: A = Accumulator A IMM = Immediate DEI - Paletine	063	SWI					STS		EXT	255	STX		EXT

Figure 4-4 Decimal Values of Machine Codes

b ₅	b ₄	b3	b ₂	b	_b 0
Н	I	N	Z	٧	С

- H = Half-carry; set whenever a carry from b_3 to b_4 of the result is generated by ADD, ABA, ADC; cleared if no b_3 to b_4 carry; not affected by other instructions.
- I = Interrupt Mask; set by hardware or software interrupt of SEI instruction; cleared by CLI instruction. (Normally not used in arithmetic operations.) Restored to a zero as a result of an RT1 instruction if $\mathbf{1}_{m}$ stored on the stack is low.
- N = Negative; set if high order bit (b₇) of result is set; cleared otherwise.
- Z = Zero; set if result = 0; cleared otherwise.
- V = oVerflow; set if there was arithmetic overflow as a result of the operation; cleared otherwise.
- C = Carry; set if there was a carry from the most significant bit (b_7) of the result; cleared otherwise.

Figure 4-5 Condition Code Register

CONDITIONS CODE R	5	4	3	2	1	0		
OPERATIONS	MNEMONIC	BOOLEAN OPERATION	Н	ı	N	Z	٧	С
Clear Carry	CLC	0 → C	•	•	•	•	•	R
Clear Interrupt Mask	CLI	0 →1	•	R	•	•	•	•
Clear Overflow	CLV	0 → V	•	•	•	•	R	•
Set Carry	SEC	1 → C	•	•	•	•	•	s
Set Interrupt Mask	SEI	1 → I	•	s	•	•	•	•
Set Overflow	SEV	1 → V	•	•	•	•	s	
Acmitr A → CCR	TAP	A → CCR	—— ①——					
CCR → Acmitr A	TPA	CCR → A	•	•	•	•	•	•

R = Reset

S = Set

• = Not affected

(ALL) Set according to the contents of Accumulator A.

Figure 4-6 Condition Code Register Instructions

NUMBER SYSTEMS

Effective use of many of the instructions depends on the interpretation given to numerical data, that is, what number system is being used? For example, the ALU always performs standard binary addition of two eight bit numbers using the 2's complement number system to represent both positive and negative numbers. However, the MPU instruction set and hardware flags permit arithmetic operation using any of four different representations for the numbers:

(1) Each byte can be interpreted as a signed 2's complement number in the range -128 to +127:

 $^{b_{7}}\ ^{b_{6}}\ ^{b_{5}}\ ^{b_{4}}\ ^{b_{3}}\ ^{b_{2}}\ ^{b_{1}}\ ^{b_{0}}$

1 0 0 0 0 0 0 0 0 (-128 in 2's complement)

0 0 0 0 0 0 0 0 (0 in 2's complement)

0 0 0 0 0 0 0 1 (+1 in 2's complement)

0 1 1 1 1 1 1 1 (+127 in 2's complement)

(2) Each byte can be interpreted as a signed binary number in the range -127 to +127:

b₇ b₆ b₅ b₄ b₃ b₂ b₁ b₀

1 0 0 0 0 0 0 1 (-1 in signed binary)

0 0 0 0 0 0 0 0 (0 in signed binary)

0 0 0 0 0 0 0 1 (+1 in signed binary)

0 1 1 1 1 1 1 1 (+127 in signed binary)

(3) Each byte can be interpreted as an unsigned binary number in the range 0 to 255:

27 26 25 24 23 22 21 20


b7 b6 b5 b4 b3 b2 b1 b0

 $0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$ (0 in unsigned binary)


23 22 21 20 23 22 21 20 b₇ b₆ b₅ b₄ b₃ b₂ b₁ b₀ 0 0 0 0 0 0 0 (BCD 0) 0 0 1 0 0 1 1 1 (BCD 27) 10011001 (BCD 99) The two's complement representation for positive numbers is obtained simply by adding a zero (sign bit) as the next higher significant bit position: 27 26 25 24 23 22 21 20 a₇ a₆ a₅ a₄ a₃ a₂ a₁ a₀ 111111 (binary 127) 0 1 1 1 1 1 1 (+127 in 2's complement representation) 0 0 0 0 0 0 1 (binary 1) 0 0 0 0 0 0 0 1 (+1 in 2's complement representation) When the negative of a number is required for an arithmetic operation, it is formed by first complementing each bit position of the positive representation and then adding one. 64 32 16 8 4 2 1 a_7 a_6 a_5 a_4 a_3 a_2 a_1 a_0 0 1 1 1 1 1 1 (+127 in 2's complement representation) 10000000 (1's complement) (add one) (-127 in 2's complement representation) 0 0 0 0 0 0 0 (0 in 2's complement representation) 1111111 (1's complement) (add one)
("0" is same in either notation) 0 0 0 0 0 (+1 in 2's complement representation) (1's complement) 1111110 (add one) (-1 in 2's complement representation) 35

(4) Each byte can be thought of as containing two 4-bit binary coded decimal (BCD) numbers. With this interpretation, each byte can represent numbers in the range 0 to 99:


Note that while +127 is the largest positive two's complement number that can be formed with 8 digits, the largest negative two's complement number is 10000000 or -128. Hence, with this number system, an eight bit byte can represent integers on the real number line between -128 and +127 and a $_7$ can be regarded as a sign bit; if a $_7$ is zero the number is positive, if a $_7$ is one the number is negative:



Since much of the literature on arithmetic operations presents the information in terms of signed binary numbers, the difference between 2's complement and signed binary notation is of interest. Signed binary number notation also uses the most significant digit as a sign bit (0 for positive, 1 for negative). The remaining bits represent the magnitude as a binary number.



An 8-bit byte in this notation represents integers on the real number line between -127 and \pm 127:



Comparing this to the 2's complement representation, the positive numbers are identical and the negative numbers are reversed, i. e., -127 in 2's complement is -1 in signed binary and vice versa. In normal programming of the MPU, the difference causes no particular problem since numerical data is automatically converted to the correct format during assembly of the program source statements. However, if during system operation, incoming data is in signed binary format, the program should provide for conversion. This is easily done by first complementing each bit of the signed binary number except the sign bit and then adding one:

The MPU instruction set provides for a simple conversion routine. For example, the following program steps can be used:

This routine assumes that the signed binary data is stored in accumulator A (ACCA). The program tests the sign bit and, if the number is negative (N=1), performs the required conversion. The contents of ACCA and the N bit of the Condition Code Register would be as follows after each step of a typical conversion:

Instr	N	a	a	a	a	a	a	a	a	
TSTA	1	1	1	1	1	0	0	0	1	(-113 is signed binary)
BPL NEXT	1	1	1	1	1	0	0	0	1	
NEGA	0	0	0	0	0	1	1	1	1	(2's complement of ACCA)
ORAA #%10000000	1	0	0	0	0	1	1	1	1	(-113 in 2's complement)

Note that the sign bit status, N, is updated as the NEG and ORA instructions are executed. This is typical for many of the instructions; the Condition Code Register is automatically updated as the instruction is executed.

ACCUMULATOR AND MEMORY OPERATIONS

For familiarization purposes, the Accumulator and Memory operations can be further subdivided into four categories: (1) Arithmetic Operations; (2) Logic Operations; (3) Data Testing; and (4) Data Handling.

Arithmetic Operations

The Arithmetic Instructions and their effect on the CCR are shown in Figure 4-7. The use of these instructions in performing arithmetic operations is discussed in section V of this manual.

		BOOLEAN/ARITHMETIC OPERATION	COND. CODE REG.								
ACCUMULATOR A	ND MEMORY	(All register labels	5	4	3	2	1	0			
OPERATIONS	MNEMONIC	refer to contents)	H	1	N	z	v	C			
Add	ADDA	A + M → A	t	•	Ī	Î	ı	Î			
	ADDB	B + M → B	t		ı	t	1	ı			
Add Acmitrs	ABA	A + B → A	1	١.	t	t	ı	ı			
Add with Carry	ADCA	A + M + C → A	t		t	t	t	1			
	ADCB	B + M + C → B	1		t	t	ı	t			
Complement, 2's	NEG	00 M → M	•		‡	t	O	2			
(Negate)	NEGA	00 - A → A	•		t	1	Õ	2			
•	NEGB	00 - B → B			t	t	0	_			
Decimal Adjust, A	DAA	Converts Binary Add. of BCD Characters into BCD Format*	•	•	\$	\$	\$	3			
Subtract	SUBA	$A - M \rightarrow A$			t	ŧ	ŧ	t			
	SUBB	$B - M \rightarrow B$	•		t	Î	1	*			
Subract Acmitrs.	SBA	$A - B \rightarrow A$	•	•	t.	1	Ť.	1			
Subtr. with Carry	SBCA	$A - M - C \rightarrow A$	•		t	t	†	Î			
	SBCB	$B - M - C \rightarrow B$		•	ŧ l	t	î	t			

^{*}Used after ABA, ADC, and ADD in BCD arithmetic operation; each 8-bit byte regarded as containing two 4-bit BCD numbers. DAA adds 0110 to lower half-byte if least significant number >1001 or if preceding instruction caused a Half-carry. Adds 0110 to upper half-byte if most significant number >1001 or if preceding instruction caused a Carry. Also adds 0110 to upper half-byte if least significant number >1001 and most significant number = 9

(Bit set if test is true and cleared otherwise)

- (Bit V) Test: Result = 10000000?
- ② (Bit C) Test: Result = 00000000?
- (Bit C) Test: Decimal value of most significant BCD Character greater than nine?
 (Not cleared if previously set.)

Figure 4-7 Arithmetic Instructions

Logic Operations

The Logic Instructions and their effect on the CCR are shown in Figure 4-8. Note that the Complement (COM) instruction applies to memory locations as well as both accumulators.

		BOOLEAN/ARITHMETIC OPERATION	C	ì					
ACCUMULATOR A	AND MEMORY	(All register labels	5	4	3	2	1	0	
OPERATIONS	MNEMONIC	refer to contents)	Н	ı	N	Z	v	С	1
And	ANDA	$A \bullet M \rightarrow A$	•	•	\$	1	R	•	1
	ANDB	$B \bullet M \to B$	•	•	\$	1	R		l
Complement, 1's	COM	M→M	•	•	\$	1	R	s	l
	COMA	$\overline{A} \rightarrow A$	•	•	\$	1	R	s	١
Ì	СОМВ	$\overline{B} \to B$	•	•	\$	‡	R	s	l
Exclusive OR	EORA	$A \oplus M \rightarrow A$	•	•	\$	‡	R	•	
	EORB	$B \oplus M \rightarrow B$	•	•	‡	l t	R	•	l
Or, Inclusive	ORA	$A + M \rightarrow A$		•	l ‡	t	R	•	
	ORB	$B + M \rightarrow B$		•	‡	‡	R	•	

Figure 4-8 Logic Instructions

Data Test Operations

The Data Test instructions are shown in Figure 4-9. Bit Test (BIT) is useful for updating the CCR as if the AND function were executed but does not change the contents of the accumulator. The Test (TST) instruction also operates directly on memory and updates the CCR as if a comparison (CMP) to zero had been executed.

		2001 548/4 0171115710 0050 47104	C	ONE	DE	E REG.		
ACCUMULATOR A	ND MEMORY	BOOLEAN/ARITHMETIC OPERATION (All register labels	5	4	3	2	1	0
OPERATIONS	MNEMONIC	refer to contents)	Н	1	N	Z	٧	С
Bit Test	BITA	A • M	•	•	\$	‡	R	•
	BITB	B◆M	•	•	\$	1	R	•
Compare	CMPA	A – M	•	•	\$	‡	\$	\$
	СМРВ	B – M	•	•	\$	‡	\$	\$
Compare Acmitrs	CBA	A B	•	•	\$	\$	\$	\$
Test, Zero or Minus	TST	M - 00	•	•	\$	\$	R	R
	TSTA	A 00	•	•	\$	t	R	R
	TSTB	B - 00	•	•	ŧ	ţ	R	R

Figure 4-9 Data Test Instructions

Data Handling Operations

The Data Handling instructions are summarized in Figure 4-10. Note that the Clear (CLR), Decrement (DEC), Increment (INC), and Shift/Rotate instructions all operate directly on memory and update the CCR accordingly.

		BOOLEAN/ARITHMETIC OPERATION	C	ONC). CO	DE	REG	i
ACCUMULATOR AND	MEMORY	(All register labels	5	4	3	2	1	0
OPERATIONS	MNEMONIC	refer to contents)	Н	ı	N	Z	٧	С
Clear	CLR	00 → M	•	•	R	S	R	R
	CLRA	00 →A	•	•	R	s	R	R
	CLRB	00 → B	•	•	R	s	R	R
Decrement	DEC	M — 1 → M	•	•	\$	‡	(4)	•
	DECA	A – 1 → A	•	•	‡	\$		•
	DECB	B — 1 → B	•	•	\$	‡	(((((((((((((•
Increment	INC	M + 1→ M	•	•	\$	‡	⑤	•
	INCA	A +1→A	•	•	\$	‡	(5)	•
	INCB	B +1→B	•	•	‡	\$	(5) R	•
Load Acmitr	LDAA	M→A	•	•	‡	\$	R	•
	LDAB	M→B	•	•	\$	\$	R	•
Push Data	PSHA	$A \rightarrow M_{SP}, SP-1 \rightarrow SP$	•	•	•	•	•	•
	PSHB	$B \rightarrow M_{SP}, SP-1 \rightarrow SP$	•	•	•	•	•	•
Pull Data	PULA	$SP + 1 \rightarrow SP$, $MSP \rightarrow A$	•	•	•	•	•	•
	PULB	$SP + 1 \rightarrow SP, M_{SP} \rightarrow B$	•	•	•	•	•	•
Rotate Left	ROL	M) [•	•	\$	\$	⑥	‡
	ROLA	A } ── ← ☐ ── ── ── ── ── ── ── ── ── ── ── ── ─	•	•	1	\$	6	\$
	ROLB	в	•	•	1	1	⑥	‡
Rotate Right	ROR	M)	•	•	1	1	(6)	\$
	RORA	A	•	•	1	\$	(6)	\$
	RORB	В	•	•	1	1	6	\$
Shift Left, Arithmetic	ASL	M	•	•	1	\$	6	\$
	ASLA	A	•	•	1	\$	(6)	\$
	ASLB	ВЈ	•	•	\$	\$	(1
Shift Right, Arithmetic	ASR	M	•	•	\$	\$	6	1
	ASRA	A } → □ · · · · · · · · · · · · · · · · · ·	•	•	1	1	10	1
	ASRB	В	•	•	‡	\$	10	‡
Shift Right, Logic.	LSR	M } →	•	•	R	1	6	\$
	LSRA	$\begin{array}{c c} A & 0 \rightarrow \square & \square & \square & \square \\ \hline \end{array}$	•	•	R	1	©	\$
	LSRB	ВЈ	•	•	R	1	©	\$
Store Acmitr.	STAA	A→M	•	•	\$	‡	R	•
T 6 A	STAB	B→M A→B			‡	1 ‡	R	
Transfer Acmitrs	TAB	B → A			t	1	R	
	TBA	D-A			1.*	1,	T.,	

- (Bit V) Test: Operand = 10000000 prior to execution?
- (Bit V) Test: Operand = 01111111 prior to execution?
- (Bit V) Test: Set equal to result of N ⊕ C after shift has occurred.

Figure 4-10 Data Handling Instructions

PROGRAM CONTROL OPERATIONS

Program Control operation can be subdivided into two categories: (1) Index Register/Stack Pointer instructions; (2) Jump and Branch operations.

Index Register/Stack Pointer Operations

The instructions for direct operation on the MPU's Index Register and Stack Pointer are summarized in Figure 4-11. Decrement (DEX, DES), increment (INX, INS), load (LDX, LDS) and store (STX, STS) instructions are provided for both. The Compare instruction, CPX, can be used to compare the Index Register to a 16-bit value and update the Condition Code Register accordingly.

INDEX REGISTER AND	STACK		5	4	3	2	1	0
POINTER OPERATIONS	MNEMONIC	BOOLEAN/ARITHMETIC OPERATION	Н	ī	N	z	v	C
Compare Index Reg	CPX	(XH/XL) — (M/M + 1)	•	•	1	\$	2	•
Decrement Index Reg	DEX	$X-1 \rightarrow X$		•	•	‡	•	•
Decrement Stack Potr	DES	SP - 1 → SP	•	•	•	•	•	•
Increment Index Reg	INX	$X + 1 \rightarrow X$	•	•	•	‡	•	
Increment Stack Potr	INS	SP + 1 → SP	•	•	•	•	•	•
Load Index Reg	LDX	$M \rightarrow X_{H_1} (M + 1) \rightarrow X_{I}$	•	•	3	\$	R	•
Load Stack Pntr	LDS	$M \rightarrow SP_H$, $(M + 1) \rightarrow SP_1$	•	•	3	\$	R	•
Store Index Reg	STX	$X_H \rightarrow M, X_L \rightarrow (M+1)$	•	•	3	‡	R	•
Store Stack Pntr	STS	$SP_H \rightarrow M$, $SP_I \rightarrow (M+1)$		•	3	ŧ	R	•
Indx Reg → Stack Pntr	TXS	X - 1 → SP	•	•	•	•	•	•
Stack Pntr → Indx Reg	TSX	SP + 1 → X	•	•	•	•	•	•

- (Bit N) Test: Sign bit of most significant (MS) byte of result = 1?
- (Bit V) Test: 2's complement overflow from subtraction of LS bytes?
- (Bit N) Test: Result less than zero? (Bit 15 = 1)

Figure 4-11 Index Register and Stack Pointer Instructions

The TSX instruction causes the Index Register to be loaded with the address of the last data byte put onto the "stack". The TXS instruction loads the Stack Pointer with a value equal to one less than the current contents of the Index Register. This causes the next byte to be pulled from the "stack" to come from the location indicated by the Index Register. The utility of these two instructions can be clarified by describing the "stack" concept relative to the M6800 system.

The "stack" can be thought of as a sequential list of data stored in the 680b's read/write memory. The Stack Pointer contains a 16-bit memory address that is used to access the list from one end on a last-in-first-out (LIFO) basis in contrast to the random access mode used by the MPU's other addressing modes.

The M6800 instruction set and interrupt structure allow extensive use of the stack concept for efficient handling of data movement, subroutines and interrupts. The instructions can be used to establish one or more "stacks" anywhere in read/write memory. Stack length is limited only by the amount of memory that is made available.




Figure 4-12 Stack Operation, Push Instruction




Figure 4-13 Stack Operation, Pull Instruction




Figure 4-14 Program Flow for BSR




Figure 4-15 Program Flow for JSR (Extended)




Figure 4-16 Program Flow for JSR (Indexed)




Figure 4-17 Program Flow for RTS

Operation of the Stack Pointer with the Push and Pull instructions is illustrated in Figures 4-12 and 4-13. The Push instruction (PSHA) causes the contents of the indicated accumulator (A in this example) to be stored in memory at the location indicated by the Stack Pointer. The Stack Pointer is automatically decremented by one following the storage operation and is "pointing" to the next empty stack location. The Pull instruction (PULA or PULB) causes the last byte stacked to be loaded into the appropriate accumulator. The Stack Pointer is automatically incremented by one just prior to the data transfer so that it will point to the last byte stacked rather than the next empty location. Note that the PULL instruction does not "remove" the data from memory; in the example, IA is still in location (m+1) following execution of PULA. A subsequent PUSH instruction would overwrite that location with the new "pushed"

Execution of the Branch to Subroutine (BSR) and Jump to Subroutine (JSR) instructions causes a return address to be saved on the stack as shown in figures 4-14 through 4-16. The stack is decremented after each byte of the return address is pushed onto the stack. For both of these instructions, the return address is the memory location following the bytes of code that correspond to the BSR and JSR instruction. The code required for BSR or JSR may be either two or three bytes, depending on whether the JSR is in the indexed (two bytes) or the extended (three bytes) addressing mode. Before it is stacked, the Program Counter is automatically incremented the correct number of times to point at the location of the next instruction. The Return from Subroutine instruction, RTS, causes the return address to be retrieved and loaded into the Program Counter as shown in Figure 4-17.

There are several operations that cause the status of the MPU to be saved on the stack. The Software Interrupt (SWI) and Wait for Interrupt (WAI) instructions as well as the maskable (IRQ) and non-maskable (NMI) hardware interrupts all cause the MPU's internal registers (except for the Stack Pointer itself) to be stacked as shown in Figure 4-21. MPU status is restored by the Return from Interrupt, RTI, as shown in Figure 4-21.

Jump and Branch Operations

The Jump and Branch instructions are summarized in Figure 4-18. These instructions are used to control the transfer of operation from one point to another in the control program.

The No Operation instruction, NOP, while included here, is a jump operation in a very limited sense. Its only effect is to increment the Program Counter by one. It is useful during program development as a "stand-in" for some other instruction that is to be determined during debug. It is also used for equalizing the execution time through alternate paths in a control program.

Execution of the Jump Instruction, JMP, and Branch Always, BRA, effects program flow as shown in Figure 4-19. When the MPU encounters the Jump (indexed) instruction, it adds the offset to the value in the Index Register and uses the result as the address of the next instruction to be executed. In the extended addressing mode, the address of the next instruction to be executed is fetched from the two locations immediately following the JMP instruction. The Branch Always (BRA) instruction is similar to the JMP (extended) instruction except that the relative addressing mode applies. The opcode for the BRA instruction requires one less byte than JMP (extended) but takes one more cycle to execute.

JUMP AND BRANCH			5	4	1			0
OPERATIONS	MNEMONIC	DDAMOU Trot	_	<u> </u>	3	2	1	Н-
		BRANCH TEST	н	_	N	Z	٧	C
Branch Always	BRA	None	•	•	•	•	•	•
Branch If Carry Clear	BCC	C = 0	_ • ,	•	•	•	•	•
Branch If Carry Set	BCS	C = 1	•	•	•	•	•	•
Branch If = Zero	BEQ	Z = 1	•	•	•	•	•	•
Branch If ≥ Zero	BGE	N ⊕ V = 0	•	•	•	•	•	•
Branch If > Zero	BGT	Z + (N ⊕ V) = 0	•	•	•	•	•	•
Branch If Higher	ВНІ	C + Z = 0	•	•	•	•	•	•
Branch If ≤ Zero	BLE	$Z + (N \oplus V) = 1$	•	•	•	•	•	•
Branch If Lower Or Same	BLS	C + Z = 1	•	•	•	•	•	•
Branch If < Zero	BLT	N ⊕ V = 1		•	•	•	•	•
Branch If Minus	BMI	N = 1		•	•	•	•	
Branch If Not Equal Zero	BNE	Z = 0		•	•	•	•	•
Branch If Overflow Clear	BVC	V = 0	•	•	•	•	•	•
Branch If Overflow Set	BVS	. V = 1	•	•	•	•	•	•
Branch If Plus	BPL	N = 0	•	•	•	•	•	•
Branch To Subroutine	BSR)	•	•	•	•	•	•
Jump	JMP	See Special Operations	•	•	•	•	•	•
Jump To Subroutine	JSR	J	•	•	•	•	•	•
No Operation	NOP	Advances Prog. Cntr. Only			•		•	
Return From Interrupt	RTI	`	_		. (1) -		↓ ∣
Return From Subroutine	RTS			• 1	• Ĭ	۱•	• 1	
Software Interrupt	SWI	See special Operations	•	s	•	•		
Wait for Interrupt	WAI	J	•	<u></u>	•	•	•	

Figure 4-18 Jump and Branch Instructions

⁽All) Load Condition Code Register from Stack. (See Special Operations)

(2) (Bit I) Set when interrupt occurs. If previously set, a Non-Maskable Interrupt is required to exit the wait state.




Figure 4-19 Program Flow for Jump and Branch Instructions

The effect on program flow for the Jump to Subroutine (JSR) and Branch to Subroutine (BSR) is shown in Figures 4-14 through 4-16. Note that the Program Counter is properly incremented to be pointing at the correct return address before it is stacked. Operation of the Branch to Subroutine and Jump to Subroutine (extended) instruction is similar except for the range. The BSR instruction requires less opcode than JSR (2 bytes versus 3 bytes) and also executes one cycle faster than JSR. The Return from Subroutine, RTS, is used at the end of a subroutine to return to the main program as indicated in Figure 4-17.

The effect of executing the Software Interrupt, SWI, and the Wait for Interrupt, WAI, and their relationship to the hardware interrupts is shown in Figure 4-20. SWI causes the MPU contents to be stacked and then fetches the starting address of the interrupt routine from the memory locations that respond to the addresses FFFA and FFFB. Note that as in the case of the subroutine instructions, the Program Counter is incremented to point at the correct return address before being stacked. The Return from Interrupt instruction, RTI, (figure 4-21) is used at the end of an interrupt routine to restore control to the main program. The SWI instruction is useful for inserting break points in the control program, that is, it can be used to stop operation and put the MPU registers in memory where they can be examined. The WAI instruction is used to decrease the time required to service a hardware interrupt; it stacks the MPU contents and then waits for the interrupt to occur, effectively removing the stacking time from a hardware interrupt sequence.




Figure 4-20 Program Flow for Interrupts




Figure 4-21 Program Flow for RT1

The conditional branch instructions, Figure 4-22, consist of seven pairs of complementary instructions. They are used to test the results of the preceding operation and either continue with the next instruction in sequence (test fails) or cause a branch to another point in the program (test succeeds).

Four of the pairs are used for simple tests of status bits N, Z, V, and $\ensuremath{\text{C}}\xspace:$

- Branch On Minus (BMI) and Branch On Plus (BPL) tests the sign bit, N, to determine if the previous result was negative or positive, respectively.
- (2) Branch On Equal (BEQ) and Branch On Not Equal (BNE) are used to test the zero status bit, Z, to determine whether or not the result of the previous operation was equal to zero. These two instructions are useful following a Compare (CMP) instruction to test for equality between an accumulator and the operand. They are also used following the Bit Test (BIT) to determine whether or not the same bit positions are set in an accumulator and the operand.

- (3) Branch On Overflow Clear (BVC) and Branch On Overflow Set (BVS) tests the state of the V bit to determine if the previous operation caused an arithmetic overflow.
- (4) Branch On Carry Clear (BCC) and Branch On Carry Set (BCS) tests the state of the C bit to determine if the previous operation caused a carry to occur. BCC and BCS are useful for testing relative magnitude when the values being tested are regarded as unsigned binary numbers, that is, the values are in the range 00 (lowest) to FF (highest). BCC following a comparison (CMP) will cause a branch if the (unsigned) value in the accumulator is higher than or the same as the value of the operand. Conversely, BCS will cause a branch if the accumulator value is lower than the operand.

The fifth complementary pair, Branch On Higher (BHI) and Branch On Lower or Same (BLS) are in a sense complements to BCC and BCS. BHI tests for both C and Z = 0; if used following a CMP, it will cause a branch if the value in the accumulator is higher than the operand. Conversely, BLS will cause a branch if the unsigned binary value in the accumulator is lower than or the same as the operand.

The remaining two pairs are useful in testing results of operations in which the values are regarded as signed two's complement numbers. This differs from the unsigned binary case in the following sense: In unsigned, the orientation is higher or lower; in signed two's complement, the comparison is between larger or smaller where the range of values is between -128 and +127.

Branch On Less Than Zero (BLT) and Branch On Greater Than Or Equal To Zero (BGE) test the status bits for N + V = 1 and N + V = 0, respectively. BLT will always cause a branch following an operation in which two negative numbers were added. In addition, it will cause a branch following a CMP in which the value in the accumulator was negative and the operand was positive. BLT will never cause a branch following a CMP in which the accumulator value was positive and the operand negative. BGE, the complement to BLT, will cause a branch following operations in which two positive values were added or in which the result was zero.

The last pair, Branch On Less Than Or Equal Zero (BLE) and Branch On Greater Than Zero (BGT) test the status bits for Z \oplus (N + V) = 1 and Z + (N \oplus V) = 0, respectively. The action of BLE is identical to that for BLT except that a branch will also occur if the result of the previous result was zero. Conversely, BGT is similar to BGE except that no branch will occur following a zero result.

Figure 4-22 Conditional Branch Instructions

V. ARITHMETIC OPERATIONS

NUMBER SYSTEMS

The ALU (Arithmetic Logic Unit) always performs standard binary addition of two eight bit numbers with the numbers represented in 2's complement form. However, the MPU instruction set and hardware flags permit arithmetic operation using any of four different representations for the numbers:

(1) Each byte can be interpreted as a signed 2's complement number in the range -127 to +127:

(2) Each byte can be interpreted as an unsigned binary number in the range 0 to 255:

(3) Each byte contains one 4-bit BCD number in the 4 LSBITS, the 4MS bits are zeros. This is referred to as unpacked BCD and can represent numbers in the range of 0-9:

Must always be zero (4) Each byte can be thought of as containing two 4-bit binary coded decimal (BCD) numbers. With this interpretation, each byte can represent numbers in the range 0 to 99:

Each of these number systems will be illustrated with programming examples after the condition code flags and instruction set have been introduced in more detail.

THE CONDITION CODE REGISTER

During operation, the MPU sets (or clears) flags in a Condition Code Register as indicated below:

b_5
 b_4 b_3 b_2 b_1 b_0 Condition Code Register

- ${\rm H}=\frac{{\rm Half\text{-}carry};}{{\rm ted};}$ set whenever a carry from ${\rm b_3}$ to ${\rm b_4}$ of the result is generated; cleared otherwise.
- I = Interrupt Mask; set by an interrupt or SEI instruction; cleared by CLI instruction. (Normally not used in arithmetic operations).
- $N = \underline{Negative}$; set if high order bit (b₇) of result is set; cleared otherwise.
- $Z = \underline{Z}ero$; set if result = 0; cleared otherwise.
- V o<u>Verflow</u>; set if there was arithmetic overflow as a result of the operation; cleared otherwise.
- C <u>Carry</u>; set if there was a carry from the most significant bit (b₇) of the result; cleared otherwise.

OVERFLOW

The description of most of the condition code bits is straight forward. However, overflow requires clarification. Arithmetic overflow is an indication that the last operation resulted in a number beyond the ± 127 range of an 8-bit byte. Overflow can be determined by examining the sign bits of the operands and the result as indicated in Table 5-1 where the results for addition of A + B is shown.

Row	<u>a7</u>	b ₇		<u>V</u>	
1	0	0	0	0	
2	0	0	1	1	
3	0	1	0	0	
4	0	1:	1	0	
5	1	0	0	0	(A + B) = R
6	1	0	, 1	0	
7	1	1	0	1	
8	1	1	1	0	

TABLE 5-1: Overflow for Addition

If the sign bits of the operands, a_7 and b_7 , are different (rows 3 through 6 of the Table) no overflow can occur and the V flag is clear after the operation. If the operand sign bits are alike and the result exceeds the byte capacity, the sign bit of the result (r_7) will change and the overflow bit will be set. This is illustrated in the following example. The example follows actual ALU operation in that the starting number A is initially in the accumulator but is replaced by the result of the current operation.

V 7 6 5 4 3 2 1 0

 $0 \ 0 \ 0 \ 1 \ 1 \ 0 \ 1 \ 1 \ 0 \ A = +54;$

1 0 0 0 0 1 1 1 B = -121; (negative numbers are in 2's complement notation)

0] 0] 1] 1 0 1 R_0 = A + B = -67; (signs of A & B different; no overflow)

0 1 0 1 1 1 1 0 1 $R_0 = -67$;

1 1 0 1 1 1 1 1 B = -33;

0 1 0 0 1 1 1 0 0 $R_1 = R_0 + B = -100$; (Signs alike but byte capacity not exceeded; no overflow)

V 7 6 5 4 3 2 1 0

1 0 0 1 1 1 0 0 $R_1 = -100$;

1 1 1 0 0 0 0 0 B = -32;

1 0 1 1 1 1 0 0 R_2 = +124 (Signs of R_1 & B alike and sign of result occurred)

Here the capacity of the register has been exceeded and the result is +124 rather than -32. Overflow is said to have occurred.

In subtraction operations, the possibility of overflow exists whenever the operands differ in sign. Overflow conditions for A - B are illustrated in Table 5-2.

Row	a ₇	b ₇	r ₇	٧	
1	0	0	0	0	
2	0	0	1	1	
3	0	1	0	0	
4	0	1	1	0	(A - B) = R
5	1	0	0	0	
6	1	0	1	0	
7	1	1	0	1	
8	1 -	1	1	0	

TABLE 5-2 Overflow for Subtraction

Note that Table 5-2 is identical to the addition table except that b_7 has been replaced by b_7 . This is explained by the fact that the ALU performs subtraction by adding the negative of the subtrahend B to the minuend A. Hence, the ALU first forms the 2's complement of B and then adds. The subtraction table with b_7 negated then reflects the sign bits of two numbers that are to be added. If a_7 and $\overline{b_7}$ are alike, overflow will occur if the byte capacity is exceeded.

THE ARITHMETIC INSTRUCTIONS

Table 5-3 summarizes the instructions used primarily for arithmetic operations. The effect of each operation on memory and the MPU's Accumulators is shown along with how the result of each operation effects the Condition Code Register.

The carry bit is used as a carry for addition and as a borrow for subtraction and is added to the Accumulators with the Add With Carry Instructions and subtracted from the Accumulators in the Subtract With Carry instructions.

							A	DDRE	SSINC	MO	DES						BOOLEAN/ARITHMETIC OPERATION	C	ON	D. C1	300	RE	G.
ACCUMULATOR AND	MEMORY		IMM	ED		DIRE	CT		IND	EX		EXT	NO		INH	ER	(All register labels	5	4	3	2	1	0
OPERATIONS	MNEMONIC	OP	~	#	OP	~	#	OP	~	#	OP	~	#	OP	~	#	refer to contents)	Гн	1	N	z	v	С
Add	ADDA	8B	2	2	98	3	2	AB	5	2	BB	4	3			Г	A + M → A	1	•	ţ	:	ı	:
1	ADOB	СВ	2	2	DB	3	2	€B	5	2	FB	4	3				B + M → B	1		1	:	t	1
Add Acmitrs	ABA	1			1		ŀ	1	1	1	Į	i		18	2	1	A+B-+A	1	•	t	1	1	1
Add with Carry	ADCA	89	2	2	99	3	2	A9	5	2	89	4	3				A+M+C→A	1	•	‡	t	1	t
	AOCB	C9	2	2	D9	3	2	E9	5	2	F9	4	3			1	B + M + C → B	1	•	t	t	ļ	1
Complement, 1's	COM	l	1	ı				63	17	2	73	6	3		1	1	Ñ→M		•	1	ŧ	R	S
	COMA		1		1			1			l	i		43	2	1	Ā→A	•	٠	t	t	R	s
	COMB	ł		l	l									53	2	1	ā→B	•	•	ţ	t	R	s
Complement, 2's	NEG		1	ĺ			1	60	7	2	70	6	3		l	l	00 - M → M	•	•	:	t	Ю	0
(Negate	NEGA		l		1	ı	1		1	1		1		40	2	1	00 - A → A		•	1	1	0	0
	NEGB				1	l		1	1	1	l			50	2	1	00 - B → B		•	t	t	Ю	2
Decimal Adjust, A	DAA													19	2	1	Converts Binary Add. of BCD Characters into BCD Format	•	•	;	ı	ŧ	0
Rotate Left	ROL				ł	l		69	7	2	79	6	3				M)		•	1	:	6	1
	ROLA				l			1	1		1			49	2	1	▼} _6 ← tmmmf—		•	1	1	6	1
	ROLB			1	l	i			1					59	2	1	B C b, - bo		•	t	1	6	1
Rotate Right	ROR					1		66	7	2	76	6	3				M }	•	•	1	t	6	t
	RORA	i							l					46	2	1	A	•	•	t	1	6	t.
	RORB								l					56	2	1	B C 157 → 100	•	•	t	:	6	t
Shift Left, Arithmetic	ASL							68	7	2	78	6	3				M]	•	•	ŧ	:	6	:
	ASLA								1		i			48	2	1	A	•	•	‡	1	(6)	:
	ASLB				1									58	2	1	B C 57 50	•	•	ŧ	t	6	:
Shift Right, Arithmetic	ASR					1		67	7	2	77	6	3				M] →	•	•	ŧ	1	ூ	1
	ASRA					1		l						47	2	1	A	•	•	t	ı	➅	:
	ASRB					l								57	2	1	8 by bo C	•	•	:	1	ூ	:
Shift Right, Logic.	LSR							64	7	2	74	6	3				M) _	•	•	R	1	6	1
	LSRA					l		ł						44	2	1	A 0 → [] → [] → []	•	•	R	1	(:
	LSRB													54	2	1	B by bo C		٠	R	t	6	1:
Subtract	SUBA	80	2	2	90	3	2	A0	5	2	80	4	3				A - M → A		•	:	1	I	1:1
	SUBB	CO	2	2	DO	3	2	EO	5	2	F0	4	3				B - M → B		•	1	1		1
Subract Acmitrs.	SBA													10	2	1	A - B → A			1	1		
Subtr. with Carry	SBCA	82	2	2	92	3	2	A2	5	2	B2	4	3				$A - M - C \rightarrow A$		•	t	:		;
	SBCB	C2	2	2	D2	3	2	E2	5	2	F2	4	3				B - M - C → B			t		Ĺ	

LEGEND:

- OP Operation Code (Hexadecimal);
 ~ Number of MPU Cycles;
- Number of Program Bytes;
- Arithmetic Plus; Arithmetic Minus; Boolean AND;
- MSP Contents of memory location pointed to be Stack Pointer;
- Boolean Inclusive OR; Boolean Exclusive OR; Complement of M;
- Transfer Into;
- Bit = Zero;

- 00 Byte = Zero;
- Half-carry from bit 3; Interrupt mask
- Negative (sign bit)
- Zero (byte) Overflow, 2's complement
- Carry from bit 7 Reset Always
- Set Always
 Test and set if true, cleared otherwise
 Not Affected
- CCR Condition Code Register
- LS Least Significant
 MS Most Significant

CONDITION CODE REGISTER NOTES:

- (Bit set if test is true and cleared otherwise)

 (Bit V) Test: Result = 10000000?

 (Bit C) Test: Result = 00000000?

 (Bit C) Test: Decimal value of most significant BCD Character greater than nine?

 (Not cleared if previously set.)
- (Bit V) Test: Set equal to result of N ⊕ C after shift has occurred.

Table 5-3 Arithmetic Instructions

The Decimal Adjust instruction, DAA, is used in BCD addition to adjust the binary results of the ALU. When used following the operations, ABA, ADD, and ADC on BCD operands, DAA will adjust the contents of the accumulator and the C bit to represent the correct BCD Sum.

Table 5-4 shows the details of the DAA instruction and how it affects and is effected by the Condition Code Register bits.

Operation: Adds hexadecimal numbers 00, 06, 60, or 66 to ACCA, and may also set the carry bit, as indicated in the following table:

State of C-Bit Before DAA (Col. 1)	Upper Half-Byte (Bits 4–7) (Col. 2)	Initial Half-Carry H-Bit (Col. 3)	Lower Half-Byte (Bits 0-3) (Col. 4)	Number Added to ACCA by DAA (Col. 5)	State of C-Bit After DAA (Col. 6)
0	0-9	0	0-9	00	0
0	08	0	A-F	06	0
0	0-9	1	0-3	06	0
0	A-F	0	0-9	60	1
0	9F	0	A-F	66	1
0	A-F	1	0-3	66	1
1	0-2	0	0–9	60	. 1
1	0-2	0	A-F	66	1
1	0-3	1	0-3	66	1

NOTE: Columns (1) to (4) of the above table represent all possible cases which can result from any of the operations ABA, ADD, or ADC, with initial carry either set or clear, applied to two binary-coded-decimal operands. The table shows hexadecimal values.

Effect on Condition Code Register:

- H Not affected.
- I Not affected.
- $N\,$ Set if most significant bit of the result is set; cleared otherwise.
- Z Set if all bits of the result are cleared; cleared otherwise.
- V Not defined.
- C Set or reset according to the same rule as if the DAA and an immediately preceding ABA, ADD, or ADC were replaced by a hypothetical binary-coded-decimal addition.

Table 5-4 Effect of DAA Instruction

Use of Arithmetic Instructions

Typical use of the arithmetic instructions is illustrated in the following examples:

The ABA instruction adds the contents of ACCB to the contents of ACCA:

ACCA	10101010	(\$AA)
ACCB	11001100	(\$CC)
ACCA	01110110	(\$76) with a carry.
CADDA	1	

The ADCA instruction adds the operand data and the carry bit to $\mbox{\sc ACCA:}$

ACCA 1 0 1 0 1 0 1 0 \$AA

OPERAND DATA 1 1 0 0 1 1 0 0 CC

CARRY

ACCA 0 1 1 1 0 1 1 \$77 with carry

CARRY

In both of these examples, the 2's complement overflow bit, V, will be set as shown in Table 5-5.

2's complement		b ₇	b ₇	^b 7
overflow	carry	ÄCC	ACC	OPERAND (OR ACCB)
after	after	after	before	before
0	0	0	0	0
1	0	1	0	0
0	0	1	0	1
0	1	0	0	1
0	0	1	1	0
0	1	0	1	0
1	1	0	1	1
0	7	1	1	1

TABLE 5-5
Truth Table for "Add with Carry"

The SUBA instruction subtracts the operand data from ACCA:

ACCA 0 1 1 0 0 1 0 1 \$65

OPERAND DATA 1 0 0 0 0 1 1 1 1 \$87

ACCA 1 1 0 1 1 1 0 \$DE with a borrow

BORROW 1

The SBCA instruction subtracts the operand and the borrow (carry) it from $\ensuremath{\mathsf{ACCA}}\xspace.$

The 2's complement overflow and carry bits are set in accordance with Table 5-6 as a result of a subtraction operation.

2's		b ₇	b ₇	b ₇
complement	carry	ACCA	ACCA	OPERAND
overflow	after	after	before	before
0	0	0	0	0
0	1	1	0	0
0	1	0	0	1
1	, 1	1	0	1
1	0	0	1	0
0	0	1	1	0
0	0	0	1	1
0	1	1	1	, 1

TABLE 5-6 Truth Table for "Subtract with Borrow"

ADDITION AND SUBTRACTION ROUTINES

Most applications will require that the arithmetic instruction set be combined into more complex routines that operate on numbers larger than one byte. If more than one number system is used, routines must be written for each, or conversion routines to some common base must be used. In many cases, however, it is more efficient to write a specialized routine for each system requirement, i.e., hexadecimal (HEX) versus unpacked BCD multiplication, etc. In this section, several algorithms will be discussed with specific examples showing their implementation with the M6800 instruction set.

The basic arithmetic operations are binary addition and subtraction:

BETA = GAMMA	ALPHA - E	ETA = GAMMA	ALPHA + B
ALPHA	LDAA	ALPHA	LDAA
BETA	SUBA	BETA	ADDA
GAMMA	STAA	GAMMA	STAA

These operations are so short that they are usually programmed in line with the main flow. Addition of single packed BCD bytes requires only one more instruction. The DAA instruction is used immediately after the ADD, ADC, or ABA instructions to adjust the binary generated in accumulator A (ACCA) to correct BCD value:

		LDAA	ALPHA	
		ADDA	BETA	
		DAA		
Carry	ACCA	STAA	GAMMA	
Χ	67	0110 0111	=ACCA	
X	+79	carry 0111 1001	=MEMORY	
0	146	0 1110 0000	=ACCA	binary result
	46	1 0100 0110	=ACCA	after DAA; the carry bit will also be set because of the BCD carry.

Since no similar instruction is available for BCD subtraction, 10's complement arithmetic may be used to generate the difference. The follow routine performs a BCD subtraction of two digit BCD numbers:

LDAA #\$99

SUBA BETA (99-BETA) = ACCA

SEC carry = 1

ADCA ALPHA ACCA + ALPHA + C = ACCA

DAA DECIMAL ADJUST (-100)

STAA GAMMA ALPHA-BETA = GAMMA

The routine implements the algorithm defined by the following equations.

ALPHA - BETA = GAMMA

ALPHA + (99-BETA) - 99 = GAMMA 9's COMPLEMENT OF BETA

ALPHA + (99-BETA + 1) - 100 = GAMMA 10's COMPLEMENT OF BETA

One is added to the 9's complement of the subtrahend by setting the carry bit to find the 10's complement of BETA which is then added to the minuend ALPHA and saved in ACCA. The DAA instruction adjusts the result in ACCA to the proper BCD values before storing the difference in GAMMA. Since 100 has been added (99 + 1) to the subtrahend by finding the 10's complement, 100 must also be subtracted. This is accomplished by the DAA instruction since the resulting carry is discarded.

Multiple precision operations mean that the data and results require more than one byte of memory. The simplest multiple precision routines are addition and subtraction of 16 bit binary or 2's complement numbers. This is often called double precision since 2 consecutive bytes are required to store 16 binary bits of information. The following routines illustrate these functions:

LDAA	ALPHA + 1	
LDAB	ALPHA	
ADDA	BETA + 1	ADD LS BYTES
ADCB	BETA	ADD MS BYTES WITH CARRY FROM LS BYTES
STAA	GAMMA +1	
STAB	GAMMA	
LDAA	ALPHA + 1	
LDAB	ALPHA	
SUBA	BETA + 1	SUBTRACT LS BYTES
SBCB	BETA	SUBTRACT MS BYTES WITH BORROW FROM LS BYTES
STAA	GAMMA + 1	
STAB	GAMMA	

Four digit BCD addition can be accomplished in a similar fashion with the use of the DAA instruction. The following routine has been expanded to a 2N digit addition where N is the max number of packed BCD bytes used:

START	CLC	
	LDX	#N
LOOP	LDAA	ALPHA,X
	ADCA	BETA,X
	DAA	
	STAA	GAMMA,X
	DEX	
	BNE	L00P

NOTE: ALPHA, BETA, and GAMMA must be in the direct addressing range and adjusted for offset for this example (See indexed addressing for further details).

This routine uses indexed address to select the bytes to be added, starting with the least significant. The carry is cleared at the start and is affected only by the DAA and ADCA instructions. This allows the carry to be included in the next byte addition.

Expanding subtraction to multiple precision is accomplished in a manner similar to the single byte case; 10's complement arithmetic is used. A suitable routine is shown in the Assembly Listing of Figure 5-7.

```
00010
                            NAM
                                   DSUB16
 00030
                            OPT
                                   SYMB
 00060
             0000
                    SUBTRH EOU
                                   n
 00070
             8000
                    MINUEN EQU
                                   8
 08000
             0010
                     RSLT
                            EQU
                                   16
 00090 0100
                            ORG
                                   256
 00092
                     * DECIMAL SUBTRACT SUBROUTINE FOR 16 DECIMAL DIGIT
                    * THIS ROUTINE SUBTRACTS THE SUBTRAHEND ("SUBTRH")
* FROM THE MINUEND ("MINUEN") AND PLACES THE
* DIFFERENCE IN "RSLT".
 00094
 00095
 00096
00097
                    * THE MEMORY ALLOCATION IS AS FOLLOWS:
00097
                                      ADDRESS RANGE
                                                        LSB
                          SUBTRAHEND
00097
                                           1-8
                                                         8
00097
                          MINUEND
                                           9-16
                                                        16
00097
                          DIFFERENCE
                                          17-24
                                                        24
                               ADDRESS VALUES ARE DECIMAL
00100 0100 CE 0008 DSUB LDX
                                 #8
                                          SET BYTE COUNTER
00110 0103 86 99
                     DSUB1 LDA A #$99
                            SUB A SUBTRH,X FIND 9'S COMPLEMENT
STA A RSLT,X USE "RSLT" AS TEMP STORE
00120 0105 A0 00
00130 0107 A7 10
00140 0109 09
                                           DECREMENT BYTE COUNTER
                            DEX
00150 010A 26 F7
                                  DSUB1
                            BNE
                                           LOOP UNTIL LAST BYTE
00160 010C CE 0008
                            LDX
                                           RESTORE BYTE COUNTER
                                  #8
00170 010F 0D
                                           SET CARRY TO ADD 1 TO COMPL
                            SEC
00180 0110 A6 08
                     DSUB2 LDA A MINUEN, X LOAD MINUEND
00190 0112 A9 10
                            ADC A RSLT,X ADD COMPLEMENT SUBTRAHEND
00200 0114 19
                            DAA
                                           DECIMAL ADJUST
                           STA A RSLT,X
00210 0115 A7 10
                                           STORE DIFFERENCE
00220 0117 09
                           DEX
                                           DECREMENT BYTE COUNTER
00230 0118 26 F6
                           BNE
                                  DSUB2
                                           LOOP UNTIL LAST BYTE
00240 011A 39
                           RTS
                                           RETURN TO HOST PROGRAM
00251
                      THE EXECUTION TIME OF THIS SUBROUTINE IS
00252
                       384 MPU CYCLES EXCLUDING THE RTS.
00254
                           END
SYMBOL TABLE
DSUB
       0100 DSUB1 0103 DSUB2 0110 MINUEN 0008 RSLT
SUBTRH 0000
```

Figure 5-7 Decimal Subtract Assembly Listing

This routine first finds the 9's complement of the subtrahend and stores it in the result buffer. The carry is then set to add 1 to the 9's complement, making it the 10's complement which is then added to the minuend and stored in the result buffer. Note that this routine has 2 loops, the first to calculate the 9's complement, the second to add and decimal adjust the result. The decimal add and subtract routines operate on 10's complement numbers as well as packed BCD numbers. A number is known to be negative in 10's complement form when the most significant digit in the most significant byte is a 9. When in the 10's complement form, this digit is reserved for the sign and the actual number of magnitude digits is one less than 2 times the number of bytes. A routine similar to the above subtract program will convert the 10's complement number to decimal magnitude with sign for display or output purposes:

DCONV	CLR	SINFLG	CLEAR SIGN FLAG
	LDAA	RESULT+1	GET MSBYTE
	BPL	END	POSITIVE: END
	LDX	#8	NEGATIVE:
DCONV1	LDAA	#\$99	
	SUBA	RSLT,X	SUBTRACT RESULT FROM
	STAA	RSLT,X	ALL 9's INCLUDING
	DEX		SIGN DIGIT
	BNE	DCONV1	
	LDX	#8	
	CLRA		
	SEC		
DCONV2	ADCA	RSLT,X	ADD 1 TO RESULT
	DAA		
	STAA	RSLT,X	
	DEX		
	BNE	DCONV2	
	DEC	SINFLG	SET SIGN FLAG
END	RTS		RETURN

The sign flag would be used to indicate plus when clear and minus when not clear.

MULTIPLICATION

Multiplication increases programming complexity. In addition to the addition and subtraction instructions, the use of the shift and rotate instructions is required. The general algorithm for binary multiplication can be illustrated by a short example:

- (1) Test the least significant multiplier bit for 1 or 0.
 - (a) If it is 1, add the multiplicand to the result, then 2.
 - (b) If it is 0, then 2.
- (2) Shift the multiplicand left one bit.
- (3) Test the next more significant multiplier bit; then la or lb.

DECIMAL	BINARY	
13 11	1101 1011	MULTIPLICAND MULTIPLIER LSB = 1; ADD MULTIPLICAND TO RE- SULT (A)
	1101 (A)	
13	1101 (B)	SHIFT MULTIPLICAND LEFT ONE BIT (B)
	100111 (C)	LSB+1 = 1; ADD MULTIPLICAND TO RESULT (C)
13	1101 (D)	SHIFT MULTIPLICAND LEFT ONE BIT (D)
	1101 (E)	LSB+2 = 0; SHIFT MULTIPLICAND LEFT 1 (E)
143	10001111 (F)	LSB+3 = 1; ADD MULTIPLICAND TO RESULT (F)
	128 + 15 = 143	

Signed binary numbers in 2's complement form cannot be multiplied without correcting for the cross product terms which are introduced by the 2's complement representation of negative numbers. There is an algorithm which generates the correct 2's complement product. Since positive binary numbers are correct 2's complement notations, they also may be multiplied using this procedure. It is called Booth's Algorithm. Simply stated the algorithm says:

- Test the transition of the multiplier bits from right to left assuming an imaginary 0 bit to the immediate right of the multiplier.
- (2) If the bits in question are equal, then 5.
- (3) If there is a 0 to 1 transition, the multiplicand is subtracted from the product, then 5.

- (4) If there is a 1 to 0 transition, the multiplicand is added to the product, then 5.
- (5) Shift the product right one bit with the MSBit remaining the same. (This has the same effect as shifting the multiplicand left in the previous example).
- (6) Go to 1 to test the next transition of the multiplier.

The following example (Figure 5-8) shows the typical steps involved in an actual calculation. A flow chart and assembly listing for a multiplication program using the M6800 instruction set are shown in Figures 5-9 and 5-10, respectively.




Figure 5-8 Multiplication Using Booth's Algorithm




Figure 5-9 Flow Chart for Booth's Algorithm

```
NAM MULT16
00010
00020
                              OPT NOPAGE
00030
                        THIS ROUTINE MULTIPLIES TWO 16 BIT 2'S
00040
                         COMPLIMENT NUMBERS USING BOOTH'S ALGORITHM
00050
00060
                        THE MULTIPLIER = Y = Y(MSB),Y(LSB) = Y,Y+1
THE MULTIPLICAND =XX=XX(MSB),XX(LSB) = XX,XX+1
THE PRODUCT = U = U(MSB),U+1,U+2,U+3
THE TEST BYTE FOR Y(LSB-1) = FF
00070
08000
00090
00100
00110
                              ORG $80
00120 0080
                                    2
00130 0080 0002 Y
                              RMB
00140 0082 0002
                     ХX
                              RMB
                                    4
00150 0084 0004
                     U
                              RMB
                     FF
                              RMB
00160 0088 0001
00170
                         THE MULTIPLIER AND THE MULTIPLICAND MUST BE
00180
                        STORED IN Y AND XX RESPECTIVELY, THEN A JSR TO MULT16 WILL GENERATE THE 2'S COMPLIMENT PRODUCT
00190
00200
                         OF Y AND XX IN U.
00210
00220
                         THE MULTIPLICAND WILL BE UNCHANGED, THE
00230
                         MULTIPLIER WILL BE DESTROYED.
00240
00250
00260 0400
                              ORG $400
```

Figure 5-10 Assembly Listing for Booth's Algorithm (Sheet 1 of 2)

```
00270 0400 CE 0005 MULT16 LDX #5
                                            CLEAR THE WORKING REGISTERS
                             CLR A
00280 0403 4F
00290 0404 A7 83
                             STA A U-1,X
00300 0406 09
                             DEX
00310 0407 26 FB
                                   LP1
                             BNE
00320 0409 CE 0010
00330 040C 96 81
00340 040E 84 01
                             LDX #16
LDA A Y+1
                                            INIT'L SHIFT COUNTER TO 16 GET Y(LSBIT)
                     LP2
                             AND A #1
                                            SAVE Y(LSBIT) IN ACCB
DOES Y(LSBIT) = Y(LSB-1) ?
00350 0410 16
                             TAB
00360 0411 98 88
                             EOR A FF
                                           YES: GO TO SHIFT ROUTINE
NO: DOES Y(LSBIT) = 0 ?
00370 0413 27 1D
                                   SHIFT
                             BEQ
                             TST B
00380 0415 5D
                             BEQ ADD
                                            YES: GO TO ADD ROUTINE
00390 0416 27 0E
00400 0418 96 85
                             LDÀ A U+1
                                            NO: SUBTRACT MULTIPLICAND
00410 041A D6 84
                             LDA B U
                                            PRODUCT WITH THE MSBYTES
                                            LINED UP
00420 0410 90 83
                             SUB A XX+1
00430 041E D2 82
                             SBC B XX
00440 0420 97 85
                             STA A U+1
00450 0422 D7 84
                             STA B U
00460 0424 20 OC
                             BRA
                                    SHIFT
                                           THEN GO TO SHIFT ROUTINE
                             LDA A U+1
                                            ADD THE MULTIPLICAND TO THE PRODUCT WITH THE MSBYTES
                     ADD
00470 0426 96 85
00480 0428 D6 84
                             LDA B U
00490 042A 9B 83
                             ADD A XX+1
                                           LINED UP
00500 042C D9 82
                             ADC B XX
00510 042E 97 85
                             STA A U+1
00520 0430 D7 84
                             STA B U
00530 0432 7F 0088 SHIFT 00540 0435 76 0080
                                            CLEAR THE TEST BYTE
                             CLR
                                    FF
                             ROR
                                            SHIFT THE MULTIPLIER RIGHT
00550 0438 76 0081
                             ROR
                                   Y+1
                                            ONE BIT WITH THE LSBIT
00560 043B 79 0088
                             ROL
                                    FF
                                            INTO THE LSBIT OF FF
00570 043E 77 0084
                                            SHIFT THE PRODUCT RIGHT ONE
                             ASR
                                            BIT, THE MSB REMAINING THE
00580 0441 76 0085
                             ROR
                                    U+1
00590 0444 76 0086
                             ROR
                                    11+2
                                            SAME
00600 0447 76 0087
                             ROR
                                    U+3
                             DEX
                                            DECREMENT THE SHIFT COUNT
00610 044A 09
                             BNE
                                    LP2
                                            IF NOT O CONTINUE
00620 044B 26 BF
00630 044D 39
                             RTS
00640
                             END
```

Figure 5-10 Assembly Listing for Booth's Algorithm (Sheet 2 of 2)


DIVISION

 Λ flow chart for binary division is shown in Figure 5-11. The assembly listing of the program is given in Figure 5-12.

The algorithm used for this straight forward binary division is as follows:

- (1) Left justify the divisor byte.
- (2) If the MS byte of the dividend is less than the divisor byte, shift quotient left one bit with the LS bit = 0; then 4.
- (3) If the MS byte of the dividend is greater than or equal to the divisor, (2)shift the quotient left one bit with the LS Bit = 1; (b) subtract the divisor from the MS byte of the dividend, the result being stored in the MS byte of the dividend; then 4.
- (4) Shift the dividend left one bit with the LS Bit = 0, and the MS Bit going into the carry.
- (5) If the carry is set, go to 3a.
- (6) If the carry is not set, go to 2a.

The process continues until the number of quotient shifts equals $8\,+\,$ number of shifts required to left justify the divisor.



```
0PT
00100
00000
                                         NAM
                                                      XKDIVD
00010
                                         OPT
                                                      NOPAGE
00020 5900
                                         ORG
                                                      B5900
                                    SUBROUTINE TO DIVIDE AN UNSIGNED 4 DIGIT HEX NUMBER [16 BIT BINARY] BY AN UNSIGNED 2 DIGIT HEX NUMBER [8 BIT BINARY].
00030
00040
00050
00060
                                     THE DIVISOR = X = XKDVSR = [F9]
THE DIVIDEND = Y(M),Y(L)
00070
00080
                                                        =XKDVND,XKDVND+1
00090
00100
                                                         =[FA,FB]
                                    THE QUOTIENT = Q(M),Q(L)
=XKQUOT,XKQUOT+1
=[FC,FD]
THE SHIFT COUNTER = S = ACCB
THE LEFT DISPLACEMENT OF THE REMAINDER = XKDSPL
00110
00120
00130
00140
00150
00160
00170
                                    THE DIVISOR AND THE DIVIDEND MUST BE LOADED
00180
                                     INTO XKDVSR AND XKDVND, XKDVND+1 RESPECTIVELY
00190
00200
                                     THEN A JSR TO XKDIVD.
00210
                                    THE REMAINDER WILL BE IN Y(M) [XKDVND],
SHIFTED LEFT THE # OF BITS INDICATED IN XKDSPL
THE DIVISOR WILL BE BINARILY LEFT JUSTIFIED
00220
00230
00240
```

Figure 5-12 XKDIVD Assembly Listing (Sheet 1 of 2)

```
00260 5900 C6 08
                      XKDIVD LDA B
                                     #8
                                               INIT'L S=8
00270 5902 7F 00FC
                              CLR
                                     XKQUOT
                                              ZERO QUOTIENT BUFFER
00280 5905 7F 00FD
                              CL R
                                     XKQUOT+1
00290 5908 5C
                      DVDLOP INC B
                                              S-S+1
00300 5909 C1 10
                              CMP B
                                     #16
200310 590B 2E 34
                              BGT
                                     DVDERR
                                              IF S>16 DIVIDE ERROR
IF S<16 LEFT SHIFT DIVISOR
00320 590D 73 00F9
                             ASL
                                     XKDVSR
00330 5910 24 F6
                              BCC
                                     DVDLP0
                                              IF C=0 CON'T LOOP
00340 5912 D7 FE
                              STA B
                                     XKDSPL
                                              IF C=1 XKDSPL = SHIFT COUNT
00350 5914 76 00F9
                             ROR
                                     XKDVSR
                                              SHIFT THE DIVISOR BACK 1
00360
                                              SHIFT COUNT NOW IN ACCB
00370
                                              DIVISOR LEFT JUST. IN X
00380 5917 96 FA
                              LDA A
                                     XKDVND
00390 5919 91 F9
                      DVDLP1 CMP A
                                     XKDVSR
                                              IF THE DIVIDEND<DIVISOR
00400 591B 25 0D
                             BCS
                                              DON'T SUBTRACT
                                     DVNSUB
00410 591D OD
                      DVDLP2 SEC
                                              IF THE DIVIDENT >OR=DIVISOR
00420 591E 79 00FD
                             ROL
                                     XKQUOT+1
                                              SHIFT Q LEFT 1 BIT
                                              WITH LSB = 1
00430 5921 79 00FC
                                     XKÔUOT
                             ROL
00440 5924 90 F9
                             SUR A
                                     XKDVSR
                                              Y(M) = Y(M) - X
00450 5926 97 FA
                                     XKDVND
                             STA A
00460 5928 20 07
                             BRA
                                     DVSHFT
00470 592A OC
                      DVNSUB CLC
                                              SHIFT Q LEFT WITH
00480 592B 79 00FD
                             ROL
                                     XKQUOT+1 LSB = 0
00490 592E 79 00FC
                             ROL
                                     XKQUOT
00500 5931 5A
                      DVSHFT DEC B
00510 5932 27 12
                             BEQ
                                     DVDEND
                                              IF S = 0 STOP
00520 5934 OC
                             CLC
                                              IF S>O SHIFT DIVIDEND
00530 5935 79 00FB
                                     XKDVND+1
                             ROL
                                              LEFT ONE BIT; LSB=0
00540 5938 79 00FA
                             ROL
                                     XKDVND
                                              MSB INTO CARRY
00550 593B 95 FA
                             LDA A
                                     XKDVND
00560 593D 25 DE
                                     DVDLP2
                             BOA
                                              IF C = 1 GO TO LOOP 2
                             BRA
                                     DVDLP 1
00570 593F 20 D8
                                              GO TO LOOP 1
00580 5941 CE FFFF DVDERR
                             LDX
                                     #$FFFF
00590 5944 DF FC
                             STX
                                     XKQUOT
00600 5946 D6 FE
                    DVDEND
                             LDA B
                                    XKDSPL
                                              GET SHIFT COUNT INTO ACCB
00610 5948 CO 09
                                              XKDSPL = XKDSPL-9
                             SUB B
                                    #9
00620 594A C1 04
                             CMP B
                                    #4
                                              XKDSPL 4
00630 594C 25 02
                             BCS
                                    DVDLP3
                                              YES: GO TO RETURN
                             SUB B
                                              NO: XKDSPL=XKDSPL-4
00640 594E CO 04
                                    #4
                                              DISPLACEMENT OF REMAINDER
                   DVDLP3
                                    XKDSPL
00650 5950 D7 FE
                             STA B
00660
                                              STORED IN XKDSPL
00670 5952 39
                             RTS
                             END
00680
```

Figure 5-12 XKDIVD Assembly Listing (Sheet 2 of 2)

NOTE

Section V is, by no means, comprehensive. It is intended to provide some examples that can be used as is or that will suggest the direction for modifying them for other specialized applications.

<i>C</i> :	
	Sample Programs
	VI
`	
7	ר

			ú
•			
			•
			4

```
00100
                                                          NAM
                                                                                  PUNCH
 00200
00300
                                               PUNCH MOTOROLA HEX FORMAT TAPES
 00400
00500
                                               USE MONITOR'S J COMMAND TO START EXECUTION
00000
00700
00800
00900
011000
01200
01300
01500
01500
01700
01800
01900
                                              ENTER ADDRESS OF FIRST BYTE TO PUNCH
                                          * ENTER ADDRESS OF LAST BYTE TO PUNCH
                                          * MONITOR ROUTINES
* ADDRESSES ARE FOR ACIA VERSION OF MONITOR
**
                                          OUTCH
OUT2H
BADDR
OUTS
CRLF
                                                                                  $FF81
$FF6D
$FF62
$FF82
$FFAB
                                                          EÕU
EÕU
EÕU
EÕU
 02000
02100 0000
02200
02300
02400
02500 0000
                                                          ORG
                                                                                  Ø
                                          * DATA RECORD FORMAT
           FORM
                                                         FCB
                                                                                  $D,$A,0,0,'S,'1,$FF
                                                                                 2
2
1
GETADR
BEGADR
GETADR
LASADR
LEDTRL
#FORM-1
92699

92709

92899

93899

93199

93199

93599

93599

93599

94999

94999

94999

94999

94999

94999

95199

95199

95199

95199

95599

95599

95599
                                          BEGADR RMB
LASADR RMB
NUMBYT RMB
                                                                                                     FIRST ADDR TO PUNCH LAST ADDR TO PUNCH
                                                         RMB
BSR
STX
BSR
                                                                                                    GET FIRST ADDR
STORE IT
GET LAST ADDR
STORE IT
PUNCH LEADER
POINT TO PUNCH FORMAT
                                                        PUN
PUNØ
                                                                                 Y PUN1 OUTCH PUN0 LASADR+1 BEGADR+1 LASADR BEGADR PUN2 #16 PUN3 #15 NUMBYT #4 OUT2H
                                                                                                     HIGH ORDER BIT SET - DONE PUNCH CHARACTER
                                         PUN1
                                                                                                     SUB LOW ORDER BYTES
                                                                                                     SUB HIGH ORDER BYTES
                                                                                                     LOTS MORE TO PUNCH LESS THAN 16 TO PUNCH?
                                                                                                     NO, SO PUNCH 16
STORE #OF BYTES TO PUNCH-1
                                         PUN2
PUN3
                                                                                                     PUNCH BYTE COUNT
POINT TO BEGADR
PUNCH ADDRESS
                                                                                 PNCH2
PNCH2
BEGADR
PNCH2
NUMBYT
                                                                                                    POINT TO DATA
PUNCH DATA
MORE TO PUNCH THIS RECORD?
```

continued over

```
05700 0046 2A F9
05800 0048 DF 07
05900 004A 43
06000 004B DD F60
06100 004E 09
06200 004F 9C
06300 0055 C6 G3
06500 0055 BD FF81
06600 0058 C6 39
06700 2058 C6 39
06700 2058 C6 39
06700 2058 C6 39
06700 2058 C6 39
07300 0055 FF81
07800 2065 BD FF81
07700 0055 FF88
07700 0055 FF88
07700 0055 FF88
07800 2066 BD FF81 LED1
07600 0066 BD FF81 BD FF60
08800 0070 BD FF81 BD FF60
08800 0070 BD FF82 GETADR
09200 0077 BD FF82 GETADR
09500 0077 BD FF62 00900
                                                                                                                                                                                         PUN4
BEGADR
                                                                                                                                 BPL
STX
COM A
JSR
DEX
CPX
BNE
LDA B
JSR
LDA B
JSR
BSR
JMP
                                                                                                                                                                                                                                   STORE NEW START ADDRESS
FORM 1'S COMP OF CHECKSUM
PUNCH CHECKSUM
ADJUST POINTER
ARE WE DONE?
NO, KEEP ON PUNCHING
YES, PUNCH EOF
                                                                                                                                                                                         ОСТ2Н
                                                                                                                                                                                       LASADR
PUN
#'S
OUTCH
#'9
OUTCH
LEDTRL
CRLF
                                                                                                                                                                                                                                    PUNCH TRAILER RETURN TO PROM MONITOR
                                                                                               ** SUBROUTINE TO PUNCH 50 NULLS
                                                                                               LEDTRL LDA A
CLR B
LED1 JSR
DEC A
BNE
                                                                                                                                                                                         #50
                                                                                                                                                                                       OUTCH
                                                                                                                                                                                                                                    PUNCH A NULL
                                                                                                                                                                                       LED1
                                                                                                                                                                                                                                    KEEP PUNCHING
RETURN TO CALLER
                                                                                                                                 RTS
                                                                                               ** RTS RETURN

* PUNCH 2 HEX DIGITS POINTED

* TO BY X REG AND UPDATE CHECKSUM

**
                                                                                                                                 LDA B
ABA
PSH A
TBA
JSR
PUL A
INX
RTS
                                                                                                                                                                                                                                   GET BYTE TO PUNCH
UPDATE CHECKSUM
SAVE CHECKSUM
COPY BYTE TO A
PUNCH BYTE
RESTORE CHECKSUM
BUMP BYTE POINTER
RETURN TO CALLER
                                                                                                                                                                                       OUT2H
                                                                                               * READ ADDRESS FORM TTY INTO X REG
                                                                                                                                JSR
LDA B
JSR
JSR
RTS
END
                                                                                                                                                                                       OUTS
#'?
OUTCH
BADDR
                                                                                                                                                                                                                                    SEND SPACE
SEND QUESTION MARK
                                                                                                                                                                                                                                     GET ADDRESS
                                                                                                                                                                                                                                     RETURN
 TOTAL ERRORS 00000
```

```
NAM
                                                                                                                                      MEMTEST
                                                                       * ALTAIR 680B MEMORY TEST PROGRAM
                                                                            USE MONITOR'S J COMMAND TO START EXECUTION AT 0019
                                                                      * ENTER ADDRESS OF FIRST LOCATION TO TEST
00010
00011
00011
00011
000113
00012
00013
00016 FF81
00016 FF82
00017 FF62
00018 FF82
00019 FFAB
00021 0014
00022 0014 0001
00022 0014 0001
00024 0016 0001
00025 0017 0002
00026 0017 0002
00026 0017 0002
00026 0017 0002
00026 0017 0002
00026 0017 0002
00026 00027 001 00030
00031 0021 0024 00030
00031 0024 003
00031 0024 00
00033 0025 DF 17
00033 0027 DF 15
00034 0029 FF
00033 0020 DF 15
00034 0020 DF 15
00034 0020 DF 15
00039 0020 DF 17
00037 0020 DF 18
00037 0020 DF 18
00038 0030 DF 15
00039 0032 DF FF81
00041 0035 DF FF81
00042 0035 DF FF81
00044 0035 DF FF81
00044 0035 DF FF81
00044 0036 DF FF6D
00045 0046 0046 20 03
00047 0046 0046 20 03
00049 0049 0049 00
00052 0046 0046 00
00052 0046 0046 00
00052 0046 0046 00
00052 0046 0046 00
00052 0046 0046 00
00052 0046 0046 00
00052 0046 0046 00
00052 0046 0046 00
00052 0046 0046 00
00052 0046 0046 00
00052 0046 0046 00
00052 0046 0046 00
00052 0046 0046 00
00052 0046 0046 00
00052 0046 0046 00
00052 0046 0046 00
00052 0046 0046 00
00052 0046 0046 009
                                                                      * ENTER ADDRESS OF LAST ADDRESS TO TEST
                                                                      ** MONITOR ROUTINES

* ADDRESSES ARE FOR ACIA VERSION OF MONITOR

**
                                                                     OUTCH
OUT2H
BADDR
OUTS
MONIT
                                                                                                                                      $14
1
1
2
                                                                                                ORG
                                                                    STACK
XHIGH
XLOW
LSTBYT
                                                                                                                                                                     X REG HIGH ORDER
X REG LOW ORDER
LAST BYTE TO CHECK
                                                                                                RMR
                                                                                                                                                                     INIT STACK POINTER
GET FIRST ADDR
STORE IT
GET LAST ADDR
ADJUST IT
STORE IT
POINT TO FIRST BYTE
                                                                                              LDS
JSR
STX
JSR
                                                                                                                                     #STACK
GETADR
XHIGH
GETADR
                                                                     GO
                                                                                            INX
STX
LDX
CLR B
STA B
CMP B
BEO
LDA B
JSR
JSR
JSR
STX
                                                                                                                                      LSTBYT
XHIGH
                                                                    NXTBYT
NXTPAT
                                                                                                                                    X
X
OKMEM
#%1101
OUTCH
#@12
OUTCH
XHIGH
OUT2H
XLOW
OUT2H
BUMP
                                                                                                                                                                     WRITE TEST PATTERN
CHECK WRITTEN PATTERN
DID WE READ WHAT WE WROTE?
NO,SEND CR AND LF
                                                                                                                                                                      "@"
                                                                                                                                                                     STORE X REGISTER
                                                                                                                                                                     PRINT HIGH BYTE OF ADDRESS PRINT LOW BYTE OF ADDRESS
                                                                                             LDA A
JSR
BRA
INC B
BNE
                                                                                                                                                                     DONE WITH THIS BYTE
INCREMENT TEST PATTERN
ALL PATTERNS TESTED?
                                                                    OKMEM
                                                                                                                                     NXTPAT
                                                                                              INX
CPX
BNE
                                                                    BUMP
                                                                                                                                                                     YES, BUMP BYTE POINTER
                                                                                                                                      LSTBYT
                                                                                                                                     NXTBYT
MONIT
                                                                                                                                                                     ALL BYTES TESTED?
YES, RETURN TO PROM MONITOR
                                                                           SUBROUTINE TO GET ADDRESS INTO X REG
                    0053 BD FF82
0056 C6 3F
0058 BD FF81
005B BD FF62
005E 39
                                                                                            JSR
LDA B
JSR
JSR
                                                                                                                                    OUTS
#'?
OUTCH
BADDR
                                                                                                                                                                     PRINT A SPACE
PRINT A QUESTION MARK
                                                                                                                                                                    GET ADDRESS
RETURN TO CALLING PROGRAM
```

TOTAL ERRORS 00000

```
DMP
   00200
00300
00400
                                                                      ALTAIR 680B HEXADECIMAL MEMORY DUMP PROGRAM
                                                                * LOAD VIA PROM MONITOR
   00600
00700
00800
                                                                      USE MONITOR'S J COMMAND TO START EXECUTION AT 0005
 90800
90900
91100
91100
91200
91300
91400
91600
91700
91800
91900
91900
92000
92100
                                                                      ENTER ADDRESS OF FIRST BYTE TO DUMP
                                                                      ENTER ADDRESS OF LAST BYTE TO DUMP
                                                                * TYPE ANY CHARACTER TO ABORT WHILE RUNNING
                                                                * CONTROL RETURNS TO THE PROM MONITOR
                                                                                     ORG
FCB
                                                                                                                                                     TURN OFF TTY ECHO DURING LOAD
                                                               * MONITOR ROUTINES
* ADDRESSES ARE FOR ACIA VERSION OF MONITOR
   02200
02300
                                     FF81
FF6D
FF62
FF82
FFAB
FF24
  02400
02500
02500
02600
02700
                                                                                     EQU
EQU
EQU
EQU
EQU
ORG
RMB
RMB
                                                              OUT2H
BADDR
OUTS
MONIT
POLCAT
02800
02900
                                                                                                                                                    TEMP FOR HIGH SYTE OF X
TEMP FOR LOW BYTE OF X
ADDRESS OF LAST BYTE TO DUMP
COLUMN COUNTER
GET FIRST ADDR
STORE IT
FORT ADJUST IT
STORE IT
POINT TO FIRST BYTE
SEND CRLF
                                                                                                                        Í
GETADR
XHI
GETADR
                                                                                                                         LSTBYT
                                                                                                                       LSTBY'I
XHI
#@15
OUTCH
#@12
OUTCH
#17
COUNT
XHI
XHI
OUT2H
                                                                                                                                                     INIT COUNTER PRINT ADDRESS
                                                                                                                        XLO
OUT2H
                                                                                                                        COUNT
CRLF
OUTS
                                                                                                                                                    SEND A SPACE
BYTE TO A
PRINT IT
BUMP POINTER
ARE WE DONE?
YES, RETURN TO MONITOR
NO, WANT TO QUIT?
                                                                                                                        X
OUT2H
                                                                                                                       LSTBYT
JMONIT
POLCAT
NXTBYT
$F001
MONIT
                                                                                                                                                     YES, READ CHAR FROM BUFFER AND RETURN TO MONITOR
                                                              * GETADR LOADS X
* READ FROM TTY
                                                                                                                     WITH ADDRESS
# GETADR LO
# READ FROM
# READ FROM
# READ FROM
# READ FROM
# READ FROM
# READ FROM
# READ FROM
# READ FROM
# READ FROM
# READ FROM
# READ FROM
# READ FROM
# READ FROM
# READ FROM
# READ FROM
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
# RESTORE T
                                                                                                                       OUTS
#'?
OUTCH
BADDR
                                                                                                                                                     SEND SPACE
SEND QUESTION MARK
                                                                                   LDA B
JSR
JSR
RTS
                                                                                                                                                     GET ADDDRESS
                                                                                                                                                     RETURN
                                                                    RESTORE TTY ECHO AFTER LOAD
```

07

TOTAL ERRORS 00000

appendix A

Instruction Set

	A CONTRACTOR OF THE CONTRACTOR
	A SERVICE SERV
	- Toppy and the second of the
· : : :	

APPENDIX A **Definition of the Executable Instructions**

A.1 Nomenclature

The following nomenclature is used in the subsequent definitions.

- (a) Operators
 - () = contents of
 - = is transferred to
 - "is pulled from stack"
 - "is pushed into stack"
 - = Boolean AND
 - = Boolean (Inclusive) OR
 - Exclusive OR
 - Boolean NOT
- (b) Registers in the MPU
 - ACCA = Accumulator A
 - ACCB = Accumulator B
 - ACCX = Accumulator ACCA or ACCB
 - CCCondition codes register
 - ΙX Index register, 16 bits
 - IXH Index register, higher order 8 bits
 - IXL Index register, lower order 8 bits
 - PC Program counter, 16 bits
 - PCH Program counter, higher order 8 bits
 - PCL Program counter, lower order 8 bits
 - SP Stack pointer
 - SPH Stack pointer high
 - SPL Stack pointer low
- (c) Memory and Addressing
 - = A memory location (one byte)
 - M + 1 = The byte of memory at 0001 plus the address of the memory
 - location indicated by "M."
 - Rel = Relative address (i.e. the two's complement number stored in the second byte of machine code corresponding to a
- branch instruction. Bits 0 thru 5 of the Condition Codes Register
 - = Carry borrow
 - bit 0 = Two's complement overflow indicator bit — 1
 - Zero indicator
 - bit 2 Negative indicator bit — 3
 - - = Interrupt mask bit — 4
 - Н

bit — 5

= Half carry

- (e) Status of Individual Bits BEFORE Execution of an Instruction
 - An = Bit n of ACCA (n=7,6,5,...,0)
 - Bn = Bit n of ACCB (n=7,6,5,...,0)
 - IXHn = Bit n of IXH (n=7,6,5,...,0)
 - IXLn = Bit n of IXL (n=7,6,5,...,0)
 - Mn = Bit n of M (n=7,6,5,...,0)
 - SPHn = Bit n of SPH (n=7,6,5,...,0)
 - SPLn = Bit n of SPL (n=7,6,5,...,0)
 - Xn = Bit n of ACCX (n=7,6,5,...,0)
- f) Status of Individual Bits of the RESULT of Execution of an Instruction
 - (i) For 8-bit Results
 - Rn = Bit n of the result (n = 7,6,5,...,0)

This applies to instructions which provide a result contained in a single byte of memory or in an 8-bit register.

- (ii) For 16-bit Results
 - RHn = Bit n of the more significant byte of the result
 - (n = 7, 6, 5, ..., 0)
 - RLn = Bit n of the less significant byte of the result
 - (n = 7,6,5,...,0)

This applies to instructions which provide a result contained in two consecutive bytes of memory or in a 16-bit register.

A.2 Executable Instructions (definition of)

Detailed definitions of the 72 executable instructions of the source language are provided on the following pages.

Add Accumulator B to Accumulator A

ABA

Operation:

 $\mathsf{ACCA} \leftarrow (\mathsf{ACCA}) + (\mathsf{ACCB})$

Description:

Adds the contents of ACCB to the contents of ACCA and

places the result in ACCA.

Condition Codes:

H: Set if there was a carry from bit 3; cleared otherwise.

I: Not affected.

N: Set if most significant bit of the result is set; cleared

otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Set if there was two's complement overflow as a result of the operation; cleared otherwise.

C: Set if there was a carry from the most significant bit of the result; cleared otherwise.

Boolean Formulae for Condition Codes:

 $H \, = \, A_3.B_3 + B_3.\overline{R}_3. + \overline{R}_3.A_3$

 $\begin{aligned} & N &= R_7 \\ & Z &= \overline{R}_7. \overline{R}_6. \overline{R}_5. \overline{R}_4. \overline{R}_3. \overline{R}_2. \overline{R}_1. \overline{R}_0 \\ & V &= A_7. B_7. \overline{R}_7 + \overline{A}_7. \overline{B}_7. R_7 \\ & C &= A_7. B_7 + B_7. \overline{R}_7 + \overline{R}_7. A_7 \end{aligned}$

Addressing Modes	Execution Time (No. of cycles)	Number of bytes of machine code	Coding of First (or only) byte of machine code		
			HEX.	OCT.	DEC.
Inherent	2	1	1B	033	027

ADC

Add with Carry

Operation:

 $ACCX \leftarrow (ACCX) + (M) + (C)$

Description:

Adds the contents of the C bit to the sum of the contents of

ACCX and M, and places the result in ACCX.

Condition Codes:

H Set if there was a carry from bit 3; cleared otherwise.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Set if there was two's complement overflow as a result of the operation; cleared otherwise.

C: Set if there was a carry from the most significant bit of the result; cleared otherwise.

Boolean Formulae for Condition Codes:

 $H = X_3.M_3+M_3.\overline{R}_3+\overline{R}_3.X_3$

 $N = R_7$

 $Z = \overline{R}_7.\overline{R}_6.\overline{R}_5.\overline{R}_4.\overline{R}_3.\overline{R}_2.\overline{R}_1.\overline{R}_0$

 $V \,=\, X_7.M_7.\overline{R}_7 + \overline{X}_7.\overline{M}_7.R_7$

 $C = X_7.M_7 + M_7.\overline{R}_7 + \overline{R}_7.X_7$

Addressing Formats:

See Table A-1

Addressing Modes, Execution Time, and Machine Code (hexadecimal/octal/decimal):

(DUAL OPERAND)

Add	Addressing	Execution Time	Number of bytes of	Coding of First (or only) byte of machine code		
M	lodes	(No. of cycles)	machine code	HEX.	OCT.	DEC.
Α	IMM	2	2	89	211	137
A	DIR	3	2	99	231	153
A	EXT	4	3	В9	271	185
A	IND	5	2	A9	251	169
В	IMM	2	2	C9	311	201
В	DIR	3	2	D9	331	217
В	EXT	4	3	F9	371	249
В	IND	5	2	E9	351	233

Add Without Carry

ADD

Operation:

 $\mathsf{ACCX} \leftarrow (\mathsf{ACCX}) + (\mathsf{M})$

Description:

Adds the contents of ACCX and the contents of M and places

the results in ACCX.

Condition Codes:

H: Set if there was a carry from bit 3; cleared otherwise.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Set if there was two's complement overflow as a result of the operation; cleared otherwise.

C: Set if there was a carry from the most significant bit of the result; cleared otherwise.

Boolean Formulae for Condition Codes:

 $H = X_3.M_3 + M_3.\overline{R}_3 + \overline{R}_3.X_3$

 $N = R_7$

 $Z = \overline{R}_7.\overline{R}_6.\overline{R}_5.\overline{R}_4.\overline{R}_3.\overline{R}_2.\overline{R}_1.\overline{R}_0$ $V = X_7.M_7.\overline{R}_7 + \overline{X}_7.\overline{M}_7.R_7$

 $C = X_7.M_7 + M_7.\overline{R}_7 + \overline{R}_7.X_7$

Addressing Formats:

See Table A-1

Addressing Modex, Execution Time, and Machine Code (hexadecimal/octal/ decimal):

(DUAL OPERAND)

Addressing	Execution Time	Number of bytes of	Coding of First (or only) byte of machine code			
M	lodes	(No. of cycles)	machine code	HEX.	OCT.	DEC.
Α	IMM	2	2	8B	213	139
Α	DIR	3	2	9B	233	155
Α	EXT	4	3	ВВ	273	187
Α	IND	5	2	AB	253	171
В	IMM	2	2	СВ	313	203
В	DIR	3	2	DB	333	219
В	EXT	4	3	FB	373	251
В	IND	5	2	EB	353	235

AND

Logical AND

Operation:

 $\mathsf{ACCX} \leftarrow (\mathsf{ACCX}) \ . \ (\mathsf{M})$

Description:

Performs logical "AND" between the contents of ACCX and the contents of M and places the result in ACCX. (Each bit of ACCX after the operation will be the logical "AND" of the corresponding bits of M and of ACCX before the operation.)

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

 $\begin{aligned} N &= R_7 \\ Z &= \overline{R}_7.\overline{R}_6.\overline{R}_5.\overline{R}_4.\overline{R}_3.\overline{R}_2.\overline{R}_1.\overline{R}_0 \\ V &= 0 \end{aligned}$

Addressing Formats:


See Table A-1

Addressing	Execution Time	Number of bytes of	Coding of First (or only) byte of machine code			
M	odes	(No. of cycles)	machine code	HEX.	ост.	DEC.
Α	IMM	2	2	84	204	132
Α	DIR	3	2	94	224	148
Α	EXT	4	3	B4	264	180
Α	IND	5	2	A4	244	164
В	IMM	2	2	C4	304	196
В	DIR	3	2	D4	324	212
В	EXT	4	3	F4	364	244
В	IND	5	2	E4	344	228

Arithmetic Shift Left

ASL

Operation:



Description:

Shifts all bits of the ACCX or M one place to the left. Bit 0 is loaded with a zero. The C bit is loaded from the most significant bit of ACCX or M.

Condition Codes:

- H: Not affected.
- I: Not affected.
- N: Set if most significant bit of the result is set; cleared
- Z: Set if all bits of the result are cleared; cleared otherwise.
- V: Set if, after the completion of the shift operation, EITHER (N is set and C is cleared) OR (N is cleared and C is set); cleared otherwise.
- C: Set if, before the operation, the most significant bit of the ACCX or M was set; cleared otherwise.

Boolean Formulae for Condition Codes:

 $\begin{array}{l} N = R_7 \\ Z = \overline{R}_7.\overline{R}_6.\overline{R}_5.\overline{R}_4.\overline{R}_3.\overline{R}_2.\overline{R}_1.\overline{R}_0 \\ V = N \ \bigoplus \ C = [N.\overline{C}] \bigodot [\overline{N}.C] \end{array}$

(the foregoing formula assumes values of N and C after the shift operation)


Addressing Formats

See Table A-3

Addressing	Execution Time	Number of byte o		of First (f machin	• ,
Modes	(No. of cycles)	machine code	HEX.	ост.	DEC.
Α	2	1	48	110	072
В	2	1	58	130	088
EXT	6	3	78	170	120
IND	7	2	68	150	104

ASR

Operation:



Description:

Shifts all bits of ACCX or M one place to the right. Bit 7 is held constant. Bit 0 is loaded into the C bit.

Condition Codes:

- H: Not affected.
- I: Not affected.
- N: Set if the most significant bit of the result is set; cleared otherwise.
- Z: Set if all bits of the result are cleared; cleared otherwise.
- V: Set if, after the completion of the shift operation, EITHER (N is set and C is cleared) OR (N is cleared and C is set); cleared otherwise.
- C: Set if, before the operation, the least significant bit of the ACCX or M was set; cleared otherwise.

Boolean Formulae for Condition Codes:

 $\begin{array}{l} N = R_7 \\ Z = \overline{R}_7.\overline{R}_6.\overline{R}_5.\overline{R}_4.\overline{R}_3.\overline{R}_2.\overline{R}_1.\overline{R}_0 \\ V = N \oplus C = [N.\overline{C}.] \odot [\overline{N}.C] \end{array}$

(the foregoing formula assumes values of N and C after the shift operation)

 $C = M_0$

Addressing Formats:

See Table A-3

Addressing Modes	Execution Time (No. of cycles)	Number of bytes of machine code	Coding of First (or only) byte of machine code		
			HEX.	ост.	DEC.
Α	2	1	47	107	071
В	2	1	57	127	087
EXT	6	3	77	167	119
IND	7	2	67	147	103

Branch if Carry Clear

BCC

Operation:

 $PC \leftarrow (PC) + 0002 + Rel if (C)=0$

Description:

Tests the state of the C bit and causes a branch if C is clear.

See BRA instruction for further details of the execution of the

branch.

Condition Codes:

Not affected. Addressing Formats:

See Table A-8.

Addressing Modes, Execution Time, and Machine Code (hexedecimal/octal/

decimal):

Addressing Modes	Execution Time (No. of cycles)	Number of bytes of machine code	Coding of First (or only) byte of machine code		
			HEX.	OCT.	DEC.
REL	4	2	24	044	036

Branch if Carry Set

BCS

Operation:

 $PC \leftarrow (PC) + 0002 + Rel \text{ if } (C)=1$

Description:

Tests the state of the C bit and causes a branch if C is set.

See BRA instruction for further details of the execution of the

branch.

Condition Codes:

Not affected.

Addressing Formats:

See Table A-8.

Addressing Modes	Execution Time (No. of cycles)	Number of bytes of machine code	Coding of First (or only) byte of machine code		
			HEX.	OCT.	DEC.
REL	4	2	25	045	037

BEQ

Branch if Equal

Operation:

 $PC \leftarrow (PC) + 0002 + Rel \text{ if } (Z)=1$

Description:

Tests the state of the Z bit and causes a branch if the Z bit is

See BRA instruction for further details of the execution of the

branch.

Condition Codes:

Not affected.

Addressing Formats: See Table A-8.

Addressing Modes	Execution Time (No. of cycles)	Number of bytes of machine code	Coding of First (or only) byte of machine code		
			HEX.	OCT.	DEC.
REL	4	2	27	047	039

Branch if Greater than or Equal to Zero

BGE

Operation:

 $PC \leftarrow (PC) + 0002 + Rel \text{ if (N)} \oplus (V) = 0$

i.e. if $(ACCX) \ge (M)$

(Two's complement numbers)

Description:

Causes a branch if (N is set and V is set) OR (N is clear and V

is clear).

If the BGE instruction is executed immediately after execution of any of the instructions CBA, CMP, SBA, or SUB, the branch will occur if and only if the two's complement number represented by the minuend (i.e. ACCX) was greater than or equal to the two's complement number represented by

the subtrahend (i.e. M).

See BRA instruction for details of the branch.

Condition Codes:

Not affected.

Addressing Formats:

See Table A-8.

Addressing	Execution Time	Number of bytes of	Coding of First (byte of machine		
Modes	(No. of cycles)	machine code	HEX.	ост.	DEC.
REL	4	2	2C	054	044

BGT

Branch if Greater than Zero

Operation:

 $PC \leftarrow (PC) + 0002 + Rel \text{ if } (Z) \bigcirc [(N) \oplus (V)] = 0$

i.e. if (ACCX) > (M)

(two's complement numbers)

Description:

Causes a branch if [Z is clear] AND [(N is set and V is set)

OR (N is clear and V is clear)].

If the BGT instruction is executed immediately after execution of any of the instructions CBA, CMP, SBA, or SUB, the branch will occur if and only if the two's complement number represented by the minuend (i.e. ACCX) was greater than the two's complement number represented by the subtrahend

(i.e. M).

See BRA instruction for details of the branch.

Condition Codes:

Not affected.

Addressing Formats:

See Table A-8.

Addressing Modes	Execution Time	Number of bytes of	Coding of First (or only) byte of machine code		
	(No. of cycles)	machine code	HEX.	OCT.	DEC.
REL	4	2	2E	056	046

Branch if Higher

BHI

Operation:

 $PC \leftarrow (PC) + 0002 + Rel \text{ if } (C) \cdot (Z) = 0$

i.e. if (ACCX) > (M)

(unsigned binary numbers)

Description:

Causes a branch if (C is clear) AND (Z is clear).

If the BHI instruction is executed immediately after execution of any of the instructions CBA, CMP, SBA, or SUB, the branch will occur if and only if the unsigned binary number represented by the minuend (i.e. ACCX) was greater than the unsigned binary number represented by the subtrahend (i.e.

M).

See BRA instruction for details of the execution of the

branch.

Condition Codes: Not affected.

Addressing Formats:

See Table A-8.

	Execution Time	Number of bytes of machine code	Coding of First (or only) byte of machine code		
	(No. of cycles)		HEX.	ост.	DEC.
REL	4	2	22	042	034

BIT

Bit Test

Operation:

 (ΛCCX) . (M)

Description:

Performs the logical "AND" comparison of the contents of ACCX and the contents of M and modifies condition codes accordingly. Neither the contents of ACCX or M operands are affected. (Each bit of the result of the "AND" would be the logical "AND" of the corresponding bits of M and

ACCX.)

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if the most significant bit of the result of the "AND" would be set; cleared otherwise.

Z: Set if all bits of the result of the "AND" would be cleared; cleared otherwise.

V: Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

 $\begin{array}{l} N = R_7 \\ Z = \overline{R}_7.\overline{R}_6.\overline{R}_5.\overline{R}_4.\overline{R}_3.\overline{R}_2.\overline{R}_1.\overline{R}_0 \end{array}$

V = 0

Addressing Formats:

See Table A-1.

Add	ressing	Execution Time	Number of bytes of	Coding of First (or o byte of machine co		• •
1	odes	(No. of cycles)	machine code			DEC.
A	IMM	2	2	85	205	133
A	DIR	3	2	95	225	149
Α	EXT	4	3	B5	265	181
A	IND	5	2	A5	245	165
В	IMM	2	2	C5	305	197
В	DÌR	3	2	D5	325	213
В	EXT	4	3	F5	365	245
В	IND	5	2	E5	345	229

Branch if Less than or Equal to Zero

BLE

Operation:

 $PC \leftarrow (PC) + 0002 + Rel \text{ if } (Z) \bigcirc [(N) \oplus (V)] = 1$

i.e. if $(ACCX) \leq (M)$

(two's complement numbers)

Description:

Causes a branch if [Z is set] OR [(N is set and V is clear) OR

(N is clear and V is set)].

If the BLE instruction is executed immediately after execution of any of the instructions CBA, CMP, SBA, or SUB, the branch will occur if and only if the two's complement number represented by the minuend (i.e. ACCX) was less then or equal to the two's complement number represented by the

subtrahend (i.e. M).

See BRA instruction for details of the branch.

Condition Codes:

Not affected.

Addressing Formats:

See Table A-8.

Addressing	Execution Time	Number of bytes of	Coding of First (or onl byte of machine code		
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.
REL	4	2	2F	057	047

BLS

Branch if Lower or Same

Operation:

 $PC \leftarrow (PC) + 0002 + Rel \text{ if } (C)\bigcirc(Z) = 1$

i.e. if $(ACCX) \leq (M)$ (unsigned binary numbers)

Description:

Causes a branch if (C is set) OR (Z is set).

If the BLS instruction is executed immediately after execution of any of the instructions CBA, CMP, SBA, or SUB, the branch will occur if and only if the unsigned binary number represented by the minuend (i.e. ACCX) was less than or equal to the unsigned binary number represented by the

subtrahend (i.e. M).

See BRA instruction for details of the execution of the

branch.

Condition Codes:

Not affected.

Addressing Formats:

See Table A-8.

Addressing	Execution Time	Number of bytes of		Coding of First (or onl byte of machine code		
Modes	(No. of cycles)	machine code	HEX. OCT.		DEC.	
REL	4	2	23	043	035	

Branch if Less than Zero

BLT

Operation:

 $PC \leftarrow (PC) + 0002 + Rel \text{ if } (N) \oplus (V) = 1$

i.e. if (ACCX) < (M)

(two's complement numbers)

Description:

Causes a branch if (N is set and V is clear) OR (N is clear and

V is set).

If the BLT instruction is executed immediately after execution of any of the instructions CBA, CMP, SBA, or SUB, the branch will occur if and only if the two's complement number represented by the minuend (i.e. ACCX) was less than the two's complement number represented by the subtrahend

(i.e. M).

See BRA instruction for details of the branch.

Condition Codes:

s: Not affected.

Addressing Formats:

See Table A-8.

Addressing	Execution Time	Number of bytes of	Coding of First (or on byte of machine cod		
Modes	(No. of cycles)	machine code	HEX. OCT. D		DEC.
REL	4	2	2D	055	045

BMI

Branch if Minus

Operation:

PC← (PC) + 0002 + Rel if (N) -- 1

Description:

Tests the state of the N bit and causes a branch if N is set.

See BRA instruction for details of the execution of the

branch.

Condition Codes:

Not affected.

Addressing Formats:

See Table A-8.

Addressing Modes, Execution Time, and Machine Code (hexadecimal/octal/decimal):

Addressing	Execution Time	Number of bytes of	Coding of First (or byte of machine		• • •
Modes	(No. of cycles)	machine code	HEX.	ост.	DEC.
REL	4	2	2B	053	043

BNE

Branch if Not Equal

Operation:

 $PC \leftarrow (PC) + 0002 + Rel \text{ if } (Z) = 0$

Description:

Tests the state of the Z bit and causes a branch if the Z bit is

clear.

See BRA instruction for details of the execution of the

Branch.

Condition Codes: Not affected.

Addressing Formats:

See Table A-8.

Addressing Modes	Execution Time		Coding of First (or only) byte of machine code		
	(No. of cycles)		HEX.	ост.	DEC.
REL	4	2	26	046	038

Branch if Plus

BPL

Operation:

 $PC \leftarrow (PC) + 0002 + Rel \text{ if } (N) = 0$

Description:

Tests the state of the N bit and causes a branch if N is clear. See BRA instruction for details of the execution of the

branch.

Condition Codes:

Not affected.

Addressing Formats:

See Table A-8.

Addressing Modes, Execution Time, and Machine Code (hexadecimal/octal/ decimal):

Addressing	Execution Time	Number of bytes of	Coding of First (or byte of machine of		
	(No. of cycles)		HEX.	ост.	DEC.
REL	4	2	2A 052		042

Branch Always

BRA

Operation:

 $PC \leftarrow (PC) + 0002 + Rel$

Description:

Unconditional branch to the address given by the foregoing formula, in which R is the relative offset stored as a two's complement number in the second byte of machine code

corresponding to the branch instruction.

Note: The source program specifies the destination of any branch instruction by its absolute address, either as a numerical value or as a symbol or expression which can be numerically evaluated by the assembler. The assembler obtains the relative address R from the absolute address and the current

value of the program counter PC.

Condition Codes:

Not affected.

Addressing Formats:

See Table A-8.

Addressing	Execution Time	Number of bytes of	Coding of First (or only byte of machine code HEX. OCT. DEC		
Modes	(No. of cycles)	machine code			DEC.
REL	4	2	20	20 040 03	

BSR

Branch to Subroutine

Operation:

 $PC \leftarrow (PC) + 0002$

↓ (PCL)

 $SP \leftarrow (SP) - 0001$

↓ (PCH)

 $SP \leftarrow (SP) - 0001$

 $PC \leftarrow (PC) + Rel$

Description:

The program counter is incremented by 2. The less significant byte of the contents of the program counter is pushed into the stack. The stack pointer is then decremented (by 1). The more significant byte of the contents of the program counter is then pushed into the stack. The stack pointer is again decremented (by 1). A branch then occurs to the

location specified by the program.

SEE BRA instruction for details of the execution of the

branch.

Condition Codes: Not affected.

Addressing Formats:

See Table A-8.

Addressing Execution Time (No. of cycles)	Execution Time	Number of bytes of	Coding of First (or only) byte of machine code		
	machine code	HEX.	OCT.	DEC.	
REL	8	2	8D	215	141

Branch to Subroutine

EXAMPLE

		Memory Location	Machine	Assembler Language			
			Location	Code (Hex)	Label	Operator	Operand
Α.	Before	e					
	PC	←	\$1000	8D		BSR	CHARLI
			\$1001	50			OIII MELI
	SP	←	\$EFFF				
В.	After						
	PC	\leftarrow	\$1052	**	CHARLI	***	****
	SP	←	\$EFFD				
			\$EFFE	10			
			\$EFFF	02			

Branch if Overflow Clear

BVC

Operation:

 $PC \leftarrow (PC) + 0002 + Rel \text{ if } (V) = 0$

Description:

Tests the state of the V bit and causes a branch if the V bit is

clear.

See BRA instruction for details of the execution of the

branch.

Condition Codes:

Not affected.

Addressing Formats:

See Table A-8.

Addressing	Execution Time	Number of bytes of	Coding of First (or only) byte of machine code			
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.	
REL	4	2	28	050	040	

BVS

Branch if Overflow Set

Operation:

 $PC \leftarrow (PC) + 0002 + Rel \text{ if } (V) = 1$

Description:

Tests the state of the $\,V\,$ bit and causes a branch if the $\,V\,$ bit is

See BRA instruction for details of the execution of the

branch.

Condition Codes:

Not affected.

Addressing Formats:

Addressing Modes, Execution Time, and Machine Code (hexadecimal/octal/

decimal):

Addressing	Execution Time	Number of bytes of	Coding of First (or only) byte of machine code			
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.	
REL	4	2	29	051	041	

Compare Accumulators

CBA

Operation:

(ACCA) - (ACCB)

Description:

Compares the contents of ACCA and the contents of ACCB and sets the condition codes, which may be used for arithmetic and logical conditional branches. Both operands are

unaffected.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if the most significant bit of the result of the subtraction would be set; cleared otherwise.

Z: Set if all bits of the result of the subtraction would be cleared; cleared otherwise.

V: Set if the subtraction would cause two's complement overflow; cleared otherwise.

C: Set if the subtraction would require a borrow into the most significant bit of the result; clear otherwise.

Boolean Formulae for Condition Codes:

 $N = R_7$ $Z = \overline{R}_7 . \overline{R}_6 . \overline{R}_5 . \overline{R}_4 . \overline{R}_3 . \overline{R}_2 . \overline{R}_1 . \overline{R}_0$ $V = A_7 . \overline{B}_7 . \overline{R}_7 + \overline{A}_7 . \overline{B}_7 . \overline{R}_7$ $P_{-} R_7 + \overline{R}_7 . \overline{A}_7$

 $C = \overline{A}_7.B_7 + B_7.R_7 + R_7.\overline{A}_7$

Addressing	Execution Time	Number of bytes of	Coding of First (or only) byte of machine code			
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.	
INHERENT	2	1	11	021	017	

CLC

Clear Carry

Operation:

C bit • 0

Description:

Clears the carry bit in the processor condition codes register.

Condition Codes:

H: Not affected.I: Not affected.N: Not affected.Z: Not affected.

V: Not affected.
C: Cleared

Boolean Formulae for Condition Codes:

C = 0

Addressing Modes, Execution Time, and Machine Code (hexadecimal/octal/decimal):

Addressing	Execution Time	Number of bytes of	Coding of First (or only) byte of machine code			
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.	
INHERENT	2	1	0C	014	012	

CLI

Clear Interrupt Mask

Operation:

I bit $\leftarrow 0$

Description:

Clears the interrupt mask bit in the processor condition codes register. This enables the microprocessor to service an interrupt from a peripheral device if signalled by a high state of the

"Interrupt Request" control input.

Condition Codes:

H: Not affected.

I: Cleared.N: Not affected.

Z: Not affected. V: Not affected.

C: Not affected.

Boolean Formulae for Condition Codes:

I = 0

Addressing	Execution Time	Number of bytes of	Coding of First (or only) byte of machine code			
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.	
INHERENT	2	1	0E	016	014	

Clear

CLR

Operation:

 $\mathsf{ACCX} \leftarrow 00$

or:

M ← 00

Description:

The contents of ACCX or M are replaced with zeros.

Condition Codes:

H: Not affected. I: Not affected.

N: Cleared

Z: Set V: Cleared

C: Cleared

Boolean Formulae for Condition Codes:

N = 0Z = 1

V = 0 C = 0

Addressing Formats:

See Table A-3.

Addressing	Execution Time	Number of bytes of	Coding of First (or byte of machine co		
Modes	0 1	machine code	HEX.	OCT.	DEC.
Α	2	1	4F	117	079
В	2	1	5F	137	095
EXT	6	3	7 F	177	127
IND	7	2	6F	157	111

CLV

Clear Two's Complement Overflow Bit

Operation:

V bit ← 0

Description:

Clears the two's complement overflow bit in the processor

condition codes register.

Condition Codes:

H: Not affected.I: Not affected.N: Not affected.Z: Not affected.V: Cleared.C: Not affected.

Boolean Formulae for Condition Codes:

V = 0

A 3.1	E Time	Number of	Coding of First byte of machi			
Addressing Modes	Execution Time (No. of cycles)	bytes of machine code	HEX.	ост.	DEC.	
INHERENT	2	1	0 A	012	010	

Compare

CMP

Operation:

(ACCX) - (M)

Description:

Compares the contents of ACCX and the contents of M and determines the condition codes, which may be used subsequently for controlling conditional branching. Both

operands are unaffected.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if the most significant bit of the result of the subtraction would be set; cleared otherwise.

Z: Set if all bits of the result of the subtraction would be cleared; cleared otherwise.

V: Set if the subtraction would cause two's complement overflow; cleared otherwise.

C: Carry is set if the absolute value of the contents of memory is larger than the absolute value of the accumulator; reset otherwise.

Boolean Formulae for Condition Codes:

 $N\,=\,R_7$

 $Z = \overline{R}_7.\overline{R}_6.\overline{R}_5.\overline{R}_4.\overline{R}_3.\overline{R}_2.\overline{R}_1.\overline{R}_0$

 $V = \underline{X}_7.\overline{M}_7.\overline{R}_7 + \overline{X}_7.M_7.\underline{R}_7$

 $C = \overline{X}_{7}.M_{7} + M_{7}.R_{7}.R_{7}.\overline{X}_{7}$

Addressing Formats:

See Table A-1.

Addressing Modes, Execution Time, and Machine Code (hexadecimal/octal/ decimal):

(DUAL OPERAND)

Add	lressing	Execution Time	Number of bytes of	Coding of First (byte of machin			
1	lodes	(No. of cycles)	machine code			DEC.	
Α	IMM	2	2	81	201	129	
A	IDR	3	2	91	221	145	
Α	EXT	4	3	B 1	261	177	
A	IND	5	2	A1	241	161	
В	IMM	2	2	C1	301	193	
В	DIR	3	2	D1	321	209	
В	EXT	4	3	F1	361	241	
В	IND	5	2	E1	341	225	

COM

Complement

Operation:

$$ACCX \leftarrow \approx (ACCX) = FF - (ACCX)$$

$$M \leftarrow \approx (M) = FF - (M)$$

Description:

Replaces the contents of ACCX or M with its one's complement. (Each bit of the contents of ACCX or M is replaced

with the complement of that bit.)

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Cleared.

C: Set.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $Z = \overline{R}_7.\overline{R}_6.\overline{R}_5.\overline{R}_4.\overline{R}_3.\overline{R}_2.\overline{R}_1.\overline{R}_0$ V = 0

C = 1

Addressing Formats:

See Table A-3.

Addressing	Execution Time	Number of bytes of	Coding of First (or or byte of machine cod HEX. OCT. DE		
Modes	(No. of cycles)	machine code			DEC.
Α	2	1	43	103	067
В	2	1	53	123	083
EXT	6	3	73	163	115
IND	7	2	63	143	099

Compare Index Register

CPX

Operation:

(IXL) (M+1)

(IXH) - (M)

Description:

The more significant byte of the contents of the index register is compared with the contents of the byte of memory at the address specified by the program. The less significant byte of the contents of the index register is compared with the contents of the next byte of memory, at one plus the address specified by the program. The Z bit is set or reset according to the results of these comparisons, and may be used subsequently for conditional branching.

The N and V bits, though determined by this operation, are not intended for conditional branching.

The C bit is not affected by this operation.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if the most significant bit of the result of the subtraction from the more significant byte of the index register would be set; cleared otherwise.

Z: Set if all bits of the results of both subtractions would be

cleared; cleared otherwise.

V: Set if the subtraction from the more significant byte of the index register would cause two's complement overflow; cleared otherwise.

C: Not affected.

Boolean Formulae for Condition Codes:

 $N = RH_7$

 $Z = (\overline{RH}_7.\overline{RH}_6.\overline{RH}_5.\overline{RH}_4.\overline{RH}_3.\overline{RH}_2.\overline{RH}_1.\overline{RH}_0).$ $(\overline{RL}_7.\overline{RL}_6.\overline{RL}_5.\overline{RL}_4.\overline{RL}_3.\overline{RL}_2.\overline{RL}_1.\overline{RL}_0)$

 $V = IXH_7.\overline{M}_7.\overline{RH}_7 + \overline{IXH}_7.M_7.RH_7$

Addressing Formats:

See Table A-5.

Addressing	Execution Time	Number of byte of		of First of machin	
Modes	(No. of cycles)	bytes of machine code	HEX.	ост.	DEC.
IMM	3	3	8C	214	140
DIR	4	2	9C	234	156
EXT	5	3	BC	274	188
IND	6	2	AC	254	172

Operation: Adds hexadecimal numbers 00, 06, 60, or 66 to ACCA, and may also set the carry bit, as indicated in the following table:

State C-bit before DAA (Col. 1)	Upper Half-byte (bits 4-7) (Col. 2)	Initial Half-carry H-bit (Col. 3)	Lower Half-byte (bits 0-3) (Col. 4)	Number Added to ACCA by DAA (Col. 5)	State of C-bit after DAA (Col. 6)
0	0-9	0	0-9	00	0
0	0-8	0	A-F	06	0
0	0-9	1	0-3	06	0
0	A-F	0	0-9	60	1
0	9-F	0	A-F	66	1
0	A-F	1	0-3	66	1
1	0-2	0	0-9	60	1
l î	0-2	o o	A-F	66	1
1	0-3	1	0-3	66	1

Note: Columns (1) to (4) of the above table represent all possible cases which can result from any of the operations ABA, ADD, or ADC, with initial carry either set or clear, applied to two binary-coded-decimal operands. The table shows hexadecimal values.

Description: If the contents of ACCA and the state of the carry-borrow bit C and the half-carry bit H are all the result of applying any of the operations ABA, ADD, or ADC to binary-coded-decimal operands, with or without an initial carry, the DAA operation will function as follows.

Subject to the above condition, the DAA operation will adjust the contents of ACCA and the C bit to represent the correct binary-coded-decimal sum and the correct state of the carry.

Condition Codes: H: Not affected.

- I: Not affected.
- N: Set if most significant bit of the result is set; cleared otherwise
- Z: Set if all bits of the result are cleared; cleared otherwise.
- V: Not defined.
- C: Set or reset according to the same rule as if the DAA and an immediately preceding ABA, ADD, or ADC were replaced by a hypothetical binary-coded-decimal addition.

Boolean Formulae for Condition Codes:

 $\overline{R}_7.\overline{R}_6.\overline{R}_5.\overline{R}_4.\overline{R}_3.\overline{R}_2.\overline{R}_1.\overline{R}_0$

C: See table above.

Addressing	Execution Time	Number of bytes of	Coding of First (` "	
Modes	(No. of cycles)	machine code	HEX.	HEX. OCT. DEC		
INHERENT	2	1	19	031	025	

Decrement

DEC

Operation:

 $ACCX \leftarrow (ACCX) - 01$

or:

 $M \leftarrow (M) - 01$

Description:

Subtract one from the contents of ACCX or M.

The N, Z, and V condition codes are set or reset according to

the results of this operation.

The C bit is not affected by the operation.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Set if there was two's complement overflow as a result of the operation; cleared otherwise. Two's complement overflow occurs if and only if (ACCX) or (M) was 80 before the operation.

C: Not affected.

Boolean Formulae for Condition Codes:

 $\begin{array}{l} N = R_7 \\ Z = \overline{R}_7.\overline{R}_6.\overline{R}_5.\overline{R}_5.\overline{R}_4.\overline{R}_3.\overline{R}_2.\overline{R}_1.\overline{R}_0 \\ V = X_7.\overline{X}_6.\overline{X}_5.\overline{X}_4.\overline{X}_3.\overline{X}_2.\overline{X}_0 + \overline{R}_7.R_6.R_5R_4.R_3.R_2.R_1.R_0 \end{array}$

Addressing Formats:

See Table A-3.

Addressing	Execution Time	Number of bytes of			f First (or only) machine code	
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.	
Α	2	1	4A	112	074	
В	2	1	5A	132	090	
EXT	6	3	7A	172	122	
IND	7	2	6A	152	106	

DES

Decrement Stack Point

Operation:

 $SP \leftarrow (SP) - 0001$

Description:

Subtract one from the stack pointer.

Condition Codes:

Not affected.

Addressing Modes, Execution Time, and Machine Code (hexadecimal/octal/ decimal);

Addressing	Execution Time	Number of bytes of	Coding of First (or byte of machine		• • •
Modes	(No. of cycles)	machine code	HEX.	ост.	DEC.
INHERENT	4	1	34	064	052

DEX

Decrement Index Register

Operation:

 $IX \leftarrow (IX) - 0001$

Description:

Subtract one from the index register

Only the Z bit is set or reset according to the result of this

operation.

Condition Codes:

H: Not affected.

I: Not affected.

N: Not affected.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Not affected.

C: Not affected.

Boolean Formulae for Condition Codes:

 $Z = (\overline{RH}_7.\overline{RH}_6.\overline{RH}_5.\overline{RH}_4.\overline{RH}_3.\overline{RH}_2.\overline{RH}_1.\overline{RH}_0).$

 $(RL_{7}.RL_{6}.RL_{5}.RL_{4}.RL_{3}.RL_{2}.RL_{1}.RL_{0})\\$

Addressing	Execution Time	Number of bytes of	Coding of First (or byte of machine co		
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.
INHERENT	4	1	09	011	009

Exclusive OR

EOR

Operation:

 $ACCX \leftarrow (ACCX) \oplus (M)$

Description:

Perform logical "EXCLUSIVE OR" between the contents of ACCX and the contents of M, and place the result in ACCX. (Each bit of ACCX after the operation will be the logical (EXCLUSIVE OR" of the corresponding bits of M and ACCX before the operation.)

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Cleared

C: Not affected.

Boolean Formulae for Condition Codes:

 $N\,=\,R_7$

 $Z \ = \ \overline{R}_7.\overline{R}_6.\overline{R}_5.\overline{R}_4.\overline{R}_3.\overline{R}_2.\overline{R}_1.\overline{R}_0$

V = 0

Addressing Formats:

See Table A-1.

		E	Number of	Coding of First (byte of machine HEX. OCT.			
	lressing Iodes	Execution Time (No. of cycles)	bytes of machine code			DEC.	
Α	IMM	2	2	88	210	136	
Α	DIR	3	2	98	230	152	
Α	EXT	4	3	B8	270	184	
Α	IND	5	2	A8	250	168	
В	IMM	2	2	C8	310	200	
В	DIR	3	2	D8	330	216	
В	EXT	4	3	F8	370	248	
В	IND	5	2	E8	350	232	

INC

Increment

Operation:

 $ACCX \leftarrow (ACCX) + 01$

 $M \leftarrow (M) + 01$

Description:

Add one to the contents of ACCX or M.

The N, Z, and V condition codes are set or reset according to

the results of this operation.

The C bit is not affected by the operation.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Set if there was two's complement overflow as a result of the operation; cleared otherwise. Two's complement overflow will occur if and only if (ACCX) or (M) was 7F

before the operation.

C: Not affected.

Boolean Formulae for Condition Codes:

 $\begin{array}{l} N \,=\, R_7 \\ Z \,=\, \overline{R}_7.\overline{R}_6.\overline{R}_5.\overline{R}_4.\overline{R}_3.\overline{R}_2.\overline{R}_1.\overline{R}_0 \end{array}$

 $V = \overline{X}_{7}.X_{6}.X_{5}.X_{4}.X_{3}.X_{2}.X_{1}.X_{0}$ = $\overline{R}_{7}.\overline{R}_{6}.\overline{R}_{5}.\overline{R}_{4}.\overline{R}_{3}.\overline{R}_{2}.\overline{R}_{1}.\overline{R}_{0}$

Addressing Formats:

See Table A-3.

Addressing	Execution Time	Number of bytes of				
Modes	•)	machine code	HEX.	ост.	DEC.	
A	2	1	4C	114	076	
В	2	1	5C	134	092	
EXT	6	3	7C	174	124	
IND	7	2	6C	154	108	

Increment Stack Pointer

INS

Operation:

 $SP \leftarrow (SP) + 0001$

Description:

Add one to the stack pointer.

Condition Codes:

Not affected.

Addressing Modes, Execution Time, and Machine Code (hexadecimal/octal/decimal):

Addressing	Execution Time	Number of bytes of	Coding of First (or only) byte of machine code			
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.	
INHERENT	4	1	31	061	049	

Increment Index Register

INX

Operation:

 $IX \leftarrow (IX) + 0001$

Description:

Add one to the index register.

Only the Z bit is set or reset according to the result of this

operation.

Condition Codes:

H: Not affected.

I: Not affected.N: Not affected.

Z: Set if all 16 bits of the result are cleared; cleared other-

wise.

V: Not affected.

C: Not affected.

Boolean Formulae for Condition Codes:

 $\begin{array}{ccc} Z &= (\overline{RH}_7.\overline{RH}_6.\overline{RH}_5.\overline{RH}_4.\overline{RH}_3.\overline{RH}_2.\overline{RH}_1.\overline{RH}_0), \\ & (\overline{RL}_7.\overline{RL}_6.\overline{RL}_5.\overline{RL}_4.\overline{RL}_3.\overline{RL}_2.\overline{RL}_1.\overline{RL}_0) \end{array}$

Addressing	Execution Time	Number of bytes of	Coding of First (or only) byte of machine code		
Modes	(No. of cycles)	machine code	HEX.	ост.	DEC.
INHERENT	4	1	08	010	008

JMP

Jump

Operation:

PC ← numerical address

Description:

A jump occurs to the instruction stored at the numerical address. The numerical address is obtained according to the

rules for EXTended or INDexed addressing.

Condition Codes:

Not affected.

Addressing Formats:

See Table A-7.

Addressing	Execution Time	Number of bytes of		of First f machin	(or only) ne code
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.
EXT	3	3	7E	176	126
IND	4	2	6E	156	110

Jump to Subroutine

JSR

Operation:

Either:

 $PC \leftarrow (PC) + 0003$ (for EXTended addressing) $PC \leftarrow (PC) + 0002$ (for INDexed addressing)

or: Then:

↓ (PCL)

 $\overrightarrow{SP} \leftarrow (\overrightarrow{SP}) - 0001$

↓ (PCH)

 $SP \leftarrow (SP) - 0001$ PC \leftharpoonup numerical address

Condition Codes:

Not affected.

Description:

The program counter is incremented by 3 or by 2, depending on the addressing mode, and is then pushed onto the stack, eight bits at a time. The stack pointer points to the next empty location in the stack. A jump occurs to the instruction stored at the numerical address. The numerical address is obtained according to the rules for EXTended or INDexed addressing.

Addressing Formats:

See Table A-7.

Addressing	Execution Time	Number of bytes of		or only) e code	
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.
EXT	9	3	BD	275	189
IND	8	2	AD	255	173

Jump to Subroutine

EXAMPLE (extended mode)

			Memory	Machine	Asse	embler Lang	uage
			Location	Code (Hex)	Label	Operator	Operand
Α.	Before	?:					
	PC	\rightarrow	\$0FFF	BD		JSR	CHARLI
			\$1000	20			
			\$1001	77			
	SP	←	\$EFFF				
В.	After:						
	PC	\rightarrow	\$2077	**	CHARLI	***	****
	SP	\rightarrow	\$EFFD				•
			\$EFFE	10			
			\$EFFF	02			

Load Accumulator

LDA

Operation:

 $ACCX \leftarrow (M)$

Description:

Loads the contents of memory into the accumulator. The

condition codes are set according to the data.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the result is set; cleared

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

 $N = R_7$ $Z = \overline{R}_7.\overline{R}_6.\overline{R}_5.\overline{R}_4.\overline{R}_3.\overline{R}_2.\overline{R}_1.\overline{R}_0$

V = 0

Addressing Formats:

See Table A-1.

Ado	lressing	sing Execution Time	Number of bytes of	Coding byte o	of First of machin	(or only) ne code
N	1odes	(No. of cycles)	machine code	нех. ост.		DEC.
Α	IMM	2	2	86	206	134
Α	DIR	3	2	96	226	150
Α	EXT	4	3	B6	266	182
Α	IND	5	2	A6	246	166
В	IMM	2	2	C6	306	198
В	DIR	3	2	D6	326	214
В	EXT	4	3	F6	366	246
В	IND	5	2	E6	346	230

LDS

Load Stack Pointer

Operation:

 $SPH \leftarrow (M)$

 $SPL \leftarrow (M+1)$

Description:

Loads the more significant byte of the stack pointer from byte of memory at the address specified by the program, and loads the less significant byte of the stack pointer from the next byte of memory, at one plus the address specified by the program.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if the most significant bit of the stack pointer is set by the operation; cleared otherwise.

Z: Set if all bits of the stack pointer are cleared by the operation; cleared otherwise.

V: Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

 $N = RH_7$

 $\begin{array}{c} Z \ = \ (\overline{RH}_7.\overline{RH}_6.\overline{RH}_5.\overline{RH}_4.\overline{RH}_3.\overline{RH}_2.\overline{RH}_1.\overline{RH}_0).\\ (\overline{RL}_7.\overline{RL}_6.\overline{RL}_5.\overline{RL}_4.\overline{RL}_3.\overline{RL}_2.\overline{RL}_1.\overline{RL}_0) \end{array}$

V = 0

Addressing Formats:

See Table A-5.

Addressing	Execution Time	Number of bytes of	Coding of First (or byte of machine		
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.
IMM	3	3	8E	216	142
DIR	4	.2	9E	236	158
EXT	5	3	BE	276	190
IND	6	2	AE	256	174

Load Index Register

LDX

Operation:

 $IXH \leftarrow (M)$

 $\mathsf{IXL} \leftarrow (\mathsf{M}\!+\!\mathsf{I})$

Description:

Loads the more significant byte of the index register from byte of memory at the address specified by the program, and loads the less significant byte of the index register from the next byte of memory, at one plus the address specified by the program.

Condition Codes:

N: Not affected.

I: Not affected.

N: Set if the most significant bit of the index register is set by the operation; cleared otherwise.

Z: Set if all bits of the index register are cleared by the operation; cleared otherwise.

V: Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

 $N = RH_7$

 $Z = (\overline{RH}_7.\overline{RH}_6.\overline{RH}_5.\overline{RH}_4.\overline{RH}_3.\overline{RH}_2.\overline{RH}_1.\overline{RH}_0).$ $(\overline{RL}_7.\overline{RL}_6.\overline{RL}_5.\overline{RL}_4.\overline{RL}_3.\overline{RL}_2.\overline{RL}_1.\overline{RL}_0)$

Addressing Formats:


See Table A-5.

Addressing	Evention Time	Number of		of First (of machin	
Modes	Execution Time bytes of (No. of cycles) machine code		HEX.	ост.	DEC.
IMM	3	3	CE	316	206
DIR	4	2	DE	336	222
EXT	5	3	FE	376	254
IND	6	2	EE	356	238

LSR

Logical Shift Right

Operation:



Description:

Shifts all bits of ACCX or M one place to the right. Bit 7 is loaded with a zero. The C bit is loaded from the least

significant bit of ACCX or M.

Condition Codes:

- H: Not affected.
- I: Not affected.
- N: Cleared.
- Z: Set if all bits of the result are cleared; cleared otherwise.
- V: Set if, after the completion of the shift operation, EITHER (N is set and C is cleared) OR (N is cleared and C is set); cleared otherwise.
- C: Set if, before the operation, the least significant bit of the ACCX or M was set; cleared otherwise.

Boolean Formulae for Condition Codes:

N = 0

 $Z = \overline{R}_7.\overline{R}_6.\overline{R}_5.\overline{R}_4.\overline{R}_3.\overline{R}_2.\overline{R}_1.\overline{R}_0$

 $V = N \oplus C = [N.\overline{C}] \bigcirc [\overline{N}.C]$

(the foregoing formula assumes values of N and C after the shift operation).

 $C = M_0$

Addressing Formats:

See Table A-3.

	E	Number of bytes of	Coding of First (or byte of machine c		
Addressing Modes	Execution Time (No. of cycles)	machine code			DEC.
Α	2	1	44	104	068
В	2	1	54	124	084
EXT	6	3	74	164	116
IND	7	2	64	144	100

Negate

NEG

Operation:

 $ACCX \leftarrow - (ACCX) = 00 - (ACCX)$

or:

 $M \leftarrow - (M) = 00 - (M)$

Description:

Replaces the contents of ACCX or M with its two's comple-

ment. Note that 80 is left unchanged.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the result is set; cleared

otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Set if there would be two's complement overflow as a result of the implied subtraction from zero; this will occur if and only if the contents of ACCX or M is 80.

C: Set if there would be a borrow in the implied subtraction from zero; the C bit will be set in all cases except when

the contents of ACCX or M is 00.

Boolean Formulae for Condition Codes:

 $\begin{array}{l} N \ = \ R_7 \\ Z \ = \ \overline{R}_7.\overline{R}_6.\overline{R}_5.\overline{R}_4.\overline{R}_3.\overline{R}_2.\overline{R}_1.\overline{R}_0 \end{array}$

 $V = R_7.\overline{R}_6.\overline{R}_5.\overline{R}_4.\overline{R}_3.\overline{R}_2.\overline{R}_1.\overline{R}_0$

 $C = R_7 + R_6 + R_5 + R_4 + R_3 + R_2 + R_1 + R_0$

Addressing Formats:

See Table A-3.

Addressing	Execution Time	Number of bytes of	Coding of First (or byte of machine c		
Modes	(No. of cycles)	machine code	HEX.	ост.	DEC.
Α	2	1	40	100	064
В	2	1	50	120	080
EXT	6	3	70	160	112
IND	7	2	60	140	096

NOP

No Operation

Description:

This is a single-word instruction which causes only the program counter to be incremented. No other registers are af-

fected.

Condition Codes: Not affected.

Addressing Modes, Execution Time, and Machine Code (hexadecimal/octal/

decimal):

Addressing	Execution Time	Number of bytes of	Coding of First (or only) byte of machine code			
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.	
INHERENT	2	1	01	001	001	

Inclusive OR

ORA

Operation:

 $\mathsf{ACCX} \leftarrow (\mathsf{ACCX})_{\bigodot}(\mathsf{M})$

Description:

Perform logical "OR" between the contents of ACCX and the contents of M and places the result in ACCX. (Each bit of ACCX after the operation will be the logical "OR" of the corresponding bits of M and of ACCX before the operation).

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

 $\begin{array}{l} N \ = \ \stackrel{}{R_7} \\ Z \ = \ \stackrel{}{R_7}. \stackrel{}{R_6}. \stackrel{}{R_5}. \stackrel{}{R_4}. \stackrel{}{R_3}. \stackrel{}{R_2}. \stackrel{}{R_1}. \stackrel{}{R_0} \end{array}$

Addressing Formats:

See Table A-1.

Addressing Modes, Execution Time, and Machine Code (hexadecimal/octal/ decimal):

(DUAL OPERAND)

A 48 41	lressing	Evecution Time	Number of byte of machin			
l .	lodes	(No. of cycles)	machine code	HEX.	OCT.	DEC.
Α	IMM	2	2	8A	212	138
Α	DIR	3	2	9A	232	154
Α	EXT	4	3	BA	272	186
Α	IND	5	2	AA	252	170
В	IMM	2	2	CA	312	202
В	DIR	3	2	DA	332	218
В	EXT	4	3	FA	372	250
В	IND	5	2	EA	352	234

PSH

Push Data Onto Stack

Operation:

↓ (ACCX)

 $SP \leftarrow (SP) - 0001$

Description:

The contents of ACCX is stored in the stack at the address

contained in the stack pointer. The stack pointer is then

decremented. Not affected.

Condition Codes:

Addressing Formats:

See Table A-4.

Addressing Modes, Execution Time, and Machine Code (hexadecimal/octal/decimal):

Addressing	Execution Time	Number of		Coding of First (byte of machin	
Modes	(No. of cycles)	bytes of machine code	HEX.	OCT.	DEC.
Α	4	1	36	066	054
В	4	1	37	067	055

PUL

/Pull Data from Stack

Operation:

 $SP \leftarrow (SP) + 0001$

↑ ACCX

Description:

The stack pointer is incremented. The ACCX is then loaded

from the stack, from the address which is contained in the

stack pointer.

Condition Codes: Not affected.

Addressing Formats:


See Table A-4.

Addressing	Execution Time	Number of		of First f machin	
Modes	(No. of cycles)		HEX.	OCT.	DEC.
A B	4 4	1 1	32 33	062 063	050 051

Rotate Left

ROL

Operation:



Description:

Shifts all bits of ACCX or M one place to the left. Bit 0 is loaded from the C bit. The C bit is loaded from the most significant bit of ACCX or M.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Set if, after the completion of the operation, EITHER (N is set and C is cleared) OR (N is cleared and C is set); cleared otherwise.

C: Set if, before the operation, the most significant bit of the ACCX or M was set; cleared otherwise.

Boolean Formulae for Condition Codes:

 $N = R_7$

 $\begin{array}{l} N-\overline{N}7 \\ Z=\overline{R}7.\overline{R}6.\overline{R}5.\overline{R}4.\overline{R}3.\overline{R}2.\overline{R}1.\overline{R}0 \\ V=N \bigoplus C=[N.\overline{C}] \bigcirc [\overline{N}.C] \\ \text{ (the foregoing formula assumes values of N and C after} \end{array}$ the rotation)

 $C = M_7$

Addressing Formats:

See Table A-3

Addressing	Execution Time	Number of	Coding of First (or o byte of machine co		
Modes	(No. of cycles)	bytes of machine code	HEX.	ост.	DEC.
Α	2	1	49	111	073
В	2	1	59	131	089
EXT	6	3	79	171	121
IND	7	2	69	151	105

ROR Rotate Right Operation: bo Shifts all bits of ACCX or M one place to the right. Bit 7 is Description: loaded from the C bit. The C bit is loaded from the least significant bit of ACCX or M. Condition Codes: H: Not affected. I: Not affected. N: Set if most significant bit of the result is set; cleared otherwise. Z: Set if all bits of the result are cleared; cleared otherwise. V: Set if, after the completion of the operation, EITHER (N is set and C is cleared) OR (N is cleared and C is set); cleared otherwise. C: Set if, before the operation, the least significant bit of the ACCX or M was set; cleared otherwise. Boolean Formulae for Condition Codes: $N = R_7$ $N = \overline{N}^7$ $Z = \overline{R}_7, \overline{R}_6, \overline{R}_5, \overline{R}_4, \overline{R}_3, \overline{R}_2, \overline{R}_1, \overline{R}_0$ $V = N \oplus C = [N, \overline{C},] \bigcirc [\overline{N}, C]$ (the foregoing formula assumes values of N and C after the rotation) $C = M_0$

Addressing Formats:

See Table A-3

Addressing Modes	Execution Time (No. of cycles)	Number of bytes of machine code	Coding of First (or on byte of machine cod HEX. OCT. DE		
A	2	1	46	106	070
В	2	1	56	126	086
EXT	6	3	76	166	118
IND	7	2	66	146	102

RTI

Return from Interrupt

Operation:

 $\begin{array}{l} \mathsf{SP} \leftarrow (\mathsf{SP}) + 0001 \;, \uparrow \mathsf{CC} \\ \mathsf{SP} \leftarrow (\mathsf{SP}) + 0001 \;, \uparrow \mathsf{ACCB} \\ \mathsf{SP} \leftarrow (\mathsf{SP}) + 0001 \;, \uparrow \mathsf{ACCA} \\ \mathsf{SP} \leftarrow (\mathsf{SP}) + 0001 \;, \uparrow \mathsf{IXH} \\ \mathsf{SP} \leftarrow (\mathsf{SP}) + 0001 \;, \uparrow \mathsf{IXL} \\ \mathsf{SP} \leftarrow (\mathsf{SP}) + 0001 \;, \uparrow \mathsf{PCH} \\ \mathsf{SP} \leftarrow (\mathsf{SP}) + 0001 \;, \uparrow \mathsf{PCH} \\ \mathsf{SP} \leftarrow (\mathsf{SP}) + 0001 \;, \uparrow \mathsf{PCL} \end{array}$

Description:

The condition codes, accumulators B and A, the index register, and the program counter, will be restored to a state pulled from the stack. Note that the interrupt mask bit will be reset if and only if the corresponding bit stored in the stack is zero.

Condition Codes:

Restored to the states pulled from the stack.

Addressing	Execution Time	Number of bytes of	Coding of First (or only) byte of machine code		
Modes	(No. of cycles)	machine code	HEX. OCT.		DEC.
INHERENT	10	1	3B	073	059

Return from Interrupt

Example

			Memory	Machine		embler Langi	
			Location	Code (Hex)	Label	Operator	Operand
Α.	Befor	e					
	PC	\rightarrow	\$D066	3B		RTI	
	SP	\rightarrow	\$EFF8				
			\$EFF9	11HINZVC	(binary)		
			\$EFFA	12	•		
			\$EFFB	34			
			\$EFFC	56			
			\$EFFD	78			
			\$EFFE	55			
			\$EFFF	67			
B.	After						
٠.	PC	\rightarrow	\$5567	**		***	****
			\$EFF8				
			\$EFF9	11HINZVC	(binary)		
			\$EFFA	12	. 3,		
			\$EFFB	34			
			\$EFFC	56			
			\$EFFD	78			
			\$EFFE	55			
	SP	\rightarrow	\$EFFF	67			
CC	= HII	NZV	C (binary)				
	CB =			IXH = 50	6 (Hex)		
	CA =			IXL = 78	, ,		

RTS

Return from Subroutine

Operation:

 $SP \leftarrow (SP) + 0001$

↑ PCH

 $SP \leftarrow (SP) + 0001$

↑ PCL

Description:

The stack pointer is incremented (by 1). The contents of the byte of memory, at the address now contained in the stack pointer, is loaded into the 8 bits of highest significance in the program counter. The stack pointer is again incremental (by 1). The contents of the byte of memory, at the address now contained in the stack pointer, is loaded into the 8 bits of

lowest significance in the program counter.

Condition Codes:

Not affected.

Addressing Modes, Execution Time, and Machine Code (hexadecimal/octal/

decimal):

Addressing	Execution Time	bytes of	Coding of First (or only) byte of machine code		
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.
INHERENT	5	1	39	071	057

Return from Subroutine

EXAMPLE

Example:

	Memory Location	Machine Code (Hex)	Ass Label	embler Langi Operator	uage Operand
A. Before					
PC	\$30A2	39		RTS	
SP	\$EFFD				
	\$EFFE	10			
	\$EFFF	02			
B. After					
PC	\$1002	**		***	****
	\$EFFD				
	\$EFFE	10			
SP	\$EFFF	02			

Subtract Accumulators

SBA

Operation:

 $\mathsf{ACCA} \leftarrow (\mathsf{ACCA}) - (\mathsf{ACCB})$

Description:

Subtracts the contents of ACCB from the contents of ACCA and places the result in ACCA. The contents of ACCB are

not affected.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise. V: Set if there was two's complement overflow as a result of

the operation.

C: Carry is set if the absolute value of accumulator B plus previous carry is larger than the absolute value of accumulator A; reset otherwise.

Boolean Formulae for Condition Codes:

 $\begin{array}{l} N - \underline{R}_7 \\ Z = \overline{R}_7. \overline{R}_6. \overline{R}_5. \overline{R}_4. \overline{R}_3. \overline{R}_2. \overline{R}_1. \overline{R}_0 \\ V = \underline{A}_7. \overline{B}_7. \overline{R}_7 + \overline{A}_7. B_7. R_7 \\ C = \overline{A}_7. B_7 + B_7. R_7 + R_7. \overline{A}_7 \end{array}$

Addressing	Execution Time	Number of bytes of	Coding of First (or or byte of machine cod		
Modes	(No. of cycles)	machine code	HEX. OCT. DEC.		
INHERENT	2	1	10	020	016

SBC

Subtract with Carry

Operation:

 $ACCX \leftarrow (ACCX) - (M) - (C)$

Description:

Subtracts the contents of M and C from the contents of

ACCX and places the result in ACCX.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if most significant bit of the result is set; cleared otherwise.

Z: Set if all bits of the result are cleared; cleared otherwise.

V: Set if there was two's complement overflow as a result of

the operation; cleared otherwise.

C: Carry is set if the absolute value of the contents of memory plus previous carry is larger than the absolute value of the accumulator; reset otherwise.

Boolean Formulae for Condition Codes:

 $\begin{array}{l} N = \underline{R_7} \\ Z = \overline{R_7}.\underline{R_6}.\underline{R_5}.\overline{R_4}.\overline{R_3}.\overline{R_2}.\overline{R_1}.\overline{R_0} \\ V = \underline{X_7}.\overline{M_7}.\overline{R_7} + \overline{X_7}.\overline{M_7}.\overline{R_7} \end{array}$

 $C = \overline{X}_7.M_7 + M_7.R_7 + R_7.\overline{X}_7$

Addressing Formats:

See Table A-1.

Addressing Modes, Execution Time, and Machine Code (hexadecimal/octal/ decimal):

(DUAL OPERAND)

Addressing		Execution Time	Number of bytes of		of First (f machin	
M	lodes	(No. of cycles)	machine code	HEX.	OCT.	DEC.
Α	IMM	2	2	82	202	130
Α	DIR	3	2	92	222	146
Α	EXT	4	3	B2	262	178
Α	IND	5	2	A2	242	162
В	IMM	2	2	C2	302	194
В	DIR	3	2	D2	322	210
В	EXT	4	3	F2	362	242
В	IND	5	2	E2	342	226

Set Carry

SEC

Operation:

C bit ← 1

Description:

Sets the carry bit in the processor condition codes register.

Condition Codes:

H: Not affected.I: Not affected.N: Not affected.Z: Not affected.V: Not affected.C: Set.

Boolean Formulae for Condition Codes:

C = 1

Addressing Modes, Execution Time, and Machine Code (hexadecimal/octal/decimal):

Addressing	Execution Time	Number of bytes of	Coding of First (or only) byte of machine code		
Modes	(No. of cycles)	machine code	HEX. OCT. DEC.		
INHERENT	2	1	0D	015	013

Set Interrupt Mask

SEI

Operation:

I bit $\leftarrow 1$

Description:

Sets the interrupt mask bit in the processor condition codes register. The microprocessor is inhibited from servicing an interrupt from a peripheral device, and will continue with execution of the instructions of the program, until the interrupt mask bit has been cleared.

Condition Codes: H: Not affected.

I: Set.

N: Not affected.Z: Not affected.V: Not affected.C: Not affected.

Boolean Formulae for Condition Codes:

I = 1

Addressing	,		Coding of First (or only byte of machine code		
Modes	(No. of cycles)	machine code	HEX. OCT. DEC		DEC.
INHERENT	2	1	0F	017	015

SEV

Set Two's Complement Overflow Bit

Operation:

V bit ← 1

Description:

Sets the two's complement overflow bit in the processor

condition codes register.

Condition Codes:

H: Not affected.I: Not affected.N: Not affected.

Z: Not affected.

V: Set.

C: Not affected.

Boolean Formulae for Condition Codes:

V = 1

Addressing	Execution Time	Number of bytes of	Coding of First (or only) byte of machine code		
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.
INHERENT	2	1	0B	013	011

Store Accumulator

STA

Operation:

 $\mathsf{M} \leftarrow (\mathsf{ACCX})$

Description:

Stores the contents of ACCX in memory. The contents of

ACCX remains unchanged.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if the most significant bit of the contents of ACCX is

set; cleared otherwise.

Z: Set if all bits of the contents of ACCX are cleared;

cleared otherwise.

V: Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

 $\begin{array}{l} N = X_7 \\ Z = \overline{X_7}.\overline{X_6}.\overline{X_5}.\overline{X_4}.\overline{X_3}.\overline{X_2}.\overline{X_1}.\overline{X_0} \\ V = 0 \end{array}$

Addressing Formats:

See Table A-2.

1 .	ressing lodes	Execution Time (No. of cycles)	Number of bytes of machine code	Coding of First (or only byte of machine code HEX. OCT. DEC.		
Δ	DIR	4	2	97	227	151
Δ	EXT	5	3	B7	267	183
A	IND	6	2	A7	247	167
B	DIR	4	2	D7	327	215
В	EXT	5	3	F7	367	247
В	IND	6	2	E7	347	231

STS

Store Stack Pointer

Operation:

 $M \leftarrow (SPH)$

 $M + 1 \leftarrow (SPL)$

Description:

Stores the more significant byte of the stack pointer in memory at the address specified by the program, and stores the less significant byte of the stack pointer at the next location in memory, at one plus the address specified by the program.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if the most significant bit of the stack pointer is set; cleared otherwise.

Z: Set if all bits of the stack pointer are cleared; cleared

otherwise. V: Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

 $N = \underbrace{SPH_7}_{Z = \underbrace{(SPH_7.SPH_6.SPH_5.SPH_4.SPH_3.SPH_2.SPH_1.SPH_0)}_{(SPL_7.SPL_6.SPL_5.SPL_4.SPL_3.SPL_2.SPL_1.SPL_0)}$

Addressing Formats:

See Table A-6.

Addressing	Execution Time	Number of bytes of	Coding of First (or only) byte of machine code		
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.
DIR	5	2	9F	237	159
EXT	6	3	BF	277	191
IND	7	2	AF	257	175

Store Index Register

STX

Operation:

 $M \leftarrow (IXH)$

 $M + 1 \leftarrow (IXL)$

Description:

Stores the more significant byte of the index register in memory at the address specified by the program, and stores the less significant byte of the index register at the next location in memory, at one plus the address specified by the program.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if the most significant bite of the index register is set; cleared otherwise.

Z: Set if all bits of the index register are cleared; cleared

otherwise. V: Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

 $N = IXH_7$

 $Z = \underbrace{(\overline{IXH_7}.\overline{IXH_6}.\overline{IXH_5}.\overline{IXH_4}.\overline{IXH_3}.\overline{IXH_2}.\overline{IXH_1}.\overline{IXH_0})}_{(\overline{IXL_7}.\overline{IXL_6}.\overline{IXL_5}.\overline{IXL_4}.\overline{IXL_3}.\overline{IXL_2}.\overline{IXL_1}.\overline{IXL_0})}$

Addressing Formats:

See Table A-6.

Addressing	Execution Time	Number of bytes of	Coding of First (or only) byte of machine code		
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.
DIR	5	2	DF	337	223
EXT	6	3	FF	377	255
IND	7	2	EF	357	239

SUB

Subtract

Operation:

 $ACCX \leftarrow (ACCX) - (M)$

Description:

Subtracts the contents of M from the contents of ACCX and places the result in ACCX.

Condition Codes:

H: Not affected.

I: Not affected.

- N: Set if most significant bit of the result is set; cleared otherwise.
- Z: Set if all bits of the result are cleared; cleared otherwise.
- V: Set if there was two's complement overflow as a result of the operation; cleared otherwise.
- C: Carry is set if the absolute value of the contents of memory is larger than the absolute value of the accumulator; reset otherwise.

Boolean Formulae for Condition Codes:

 $\begin{array}{l} N = R_7 \\ Z = \overline{R}_7.\overline{R}_6.\overline{R}_5.\overline{R}_4.\overline{R}_3.\overline{R}_2.\overline{R}_1.\overline{R}_0 \\ V = X_7.\overline{M}_7.\overline{R}_7+\overline{X}_7.M_7.R_7 \\ C = \overline{X}_7.M_7+M_7.R_7+R_7.\overline{X}_7 \end{array}$

Addressing Formats:

See Table A-1.

Addressing Modes, Execution Time, and Machine Code (hexadecimal/octal/

(DUAL OPERAND)

Addressing		Execution Time	Number of bytes of	Coding of First (or only) byte of machine code		
M	lodes	(No. of cycles)	machine code	HEX.	OCT.	DEC.
Α	IMM	2	2	80	200	128
Α	DIR	3	2	90	220	144
Α	EXT	4	3	B0	260	176
A	IND	5	2	A0	240	160
В	IMM	2	2	C0	300	192
В	DIR	3	2	D0	320	208
В	EXT	4	3	F0	360	240
В	IND	5	2	E0	340	224

Software Interrupt

SWI

Operation:

PC ← (PC) + 0001 ↓ (PCL) , SP ← (SP)-0001 ↓ (PCH) , SP ← (SP)-0001 ↓ (IXL) , SP ← (SP)-0001 ↓ (IXH) , SP ← (SP)-0001 ↓ (ACCA) , SP ← (SP)-0001 ↓ (ACCB) , SP ← (SP)-0001 ↓ (CC) , SP ← (SP)-0001 ↓ (C) , SP ← (SP)-0001 I ← 1 PCH ← (n-0005) PCL ← (n-0004)

Description:

The program counter is incremented (by 1). The program counter, index register, and accumulator A and B, are pushed into the stack. The condition codes register is then pushed into the stack, with condition codes H, I, N, Z, V, C going respectively into bit positions 5 thru 0, and the top two bits (in bit positions 7 and 6) are set (to the 1 state). The stack pointer is decremented (by 1) after each byte of data is stored in the stack.

The interrupt mask bit is then set. The program counter is then loaded with the address stored in the software interrupt pointer at memory locations (n-5) and (n-4), where n is the address corresponding to a high state on all lines of the

address bus.

Condition Codes: H: Not affected.

I: Set.

N: Not affected.

Z: Not affected.

V: Not affected.

C: Not affected.

Boolean Formula for Condition Codes:

I = 1

Addressing	Execution Time	Number of bytes of	Coding of First (or or byte of machine co		
Modes	(No. of cycles)	machine code	HEX.	ост.	DEC.
INHERENT	12	1	3F	077	063

Software Interrupt

EXAMPLE

A. Before: CC = HINZVC (binary) ACCB = 12 (Hex) IXH = 56 (Hex)ACCA = 34 (Hex)IXL = 78 (Hex)Memory Machine Assembler Language Location Code (Hex) Label Operator Operand SWI PC 3F \$5566 SP \$EFFF D0 \$FFFA \$FFFB 55 B. After: PC \$D055 SP \$EFF8 \$EFF9 11HINZVC (binary) \$EFFA 12 \$EFFB 34 \$EFFC 56 \$EFFD 78 \$EFFE 55 \$EFFF 67

Note: This example assumes that FFFF is the memory location addressed when all lines of the address bus go to the high state.

Transfer from Accumulator A to Accumulator B

TAB

Operation:

 $ACCB \leftarrow (ACCA)$

Description:

Moves the contents of ACCA to ACCB. The former contents

of ACCB are lost. The contents of ACCA are not affected.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if the most significant bit of the contents of the accumulator is set; cleared otherwise.

Z: Set if all bits of the contents of the accumulator are cleared; cleared otherwise.

V: Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

 $N = R_7$ $Z = \overline{R}_7.\overline{R}_6.\overline{R}_5.\overline{R}_4.\overline{R}_3.\overline{R}_2.\overline{R}_1.\overline{R}_0$ V = 0

Addressing	Execution Time	Number of bytes of		Coding of First (or only byte of machine code			
0	(No. of cycles)	machine code HEX. OCT			DEC.		
INHERENT	2	1	16	026	022		


TAP

Transfer from Accumulator A to Processor Condition Codes Register

Operation:

 $CC \leftarrow (ACCA)$

Bit Positions



Description:

Transfers the contents of bit positions 0 thru 5 of accumulator A to the corresponding bit positions of the processor condition codes register. The contents of accumulator A remain

unchanged.

Condition Codes:

Set or reset according to the contents of the respective bits $\boldsymbol{0}$

thru 5 of accumulator A.

Addressing	Execution Time	Number of bytes of	_	of First (f machin	
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.
INHERENT	2	1	06	006	006

Transfer from Accumulator B to Accumulator A

TBA

Operation:

 $ACCA \leftarrow (ACCB)$

Description:

Moves the contents of ACCB to ACCA. The former contents of ACCA are lost. The contents of ACCB are not affected.

Condition Codes:

H: Not affected.

I: Not affected.

N: Set if the most significant bit of the contents of the

accumulator is set; cleared otherwise.

Z: Set if all bits of the contents of the accumulator are cleared; cleared otherwise.

V: Cleared.

C: Not affected.

Boolean Formulae for Condition Codes:

 $\begin{array}{l} N = R_7 \\ Z = \overline{R}_7.\overline{R}_6.\overline{R}_5.\overline{R}_4.\overline{R}_3.\overline{R}_2.\overline{R}_1.\overline{R}_0 \end{array}$

V = 0


Addressing	Execution Time	Number of bytes of	Coding of First (or byte of machine		
Modes (No. of c	(No. of cycles)	machine code	HEX.	DEC.	
INHERENT	2	1	17	027	. 023

TPA

Transfer from Processor Condition Codes Register to Accumulator A

Operation:

 $ACCA \leftarrow (CC)$



Description:

Transfers the contents of the processor condition codes register to corresponding bit positions 0 thru 5 of accumulator A. Bit positions 6 and 7 of accumulator A are set (i.e. go to the "1" state). The processor condition codes register remains unchanged.

Condition Codes: Not affected.

Addressing	Execution Time	Number of bytes of		of First (f machin	or only) e code
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.
INHERENT	2	1	07	007	007

Operation:

(ACCX) - 00

(M) - 00

Description:

Set condition codes N and Z according to the contents of

ACCX or M.

Condition Codes:

H: Not affected. I: Not affected.

N: Set if most significant bit of the contents of ACCX or M

is set; cleared otherwise.

Z: Set if all bits of the contents of ACCX or M are cleared;

cleared otherwise.

V: Cleared.

C: Cleared.

Boolean Formulae for Condition Codes:

N = M_7 $Z = \overline{M}_7.\overline{M}_6.\overline{M}_5.\overline{M}_4.\overline{M}_3.\overline{M}_2.\overline{M}_1.\overline{M}_0$ V = 0

C = 0

Addressing Formats:

See Table A-3.

Addressing	Execution Time	Number of bytes of		ng of First (or only e of machine code	
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.
Α	2	1	4D	115	077
В	2	1	5D	135	093
EXT	6	3	7D	175	125
IND	7	2	6D	155	109

TSX

Transfer from Stack Pointer to Index Register

Operation:

 $IX \leftarrow (SP) + 0001$

Description:

Loads the index register with one plus the contents of the

stack pointer. The contents of the stack pointer remains

unchanged.

Condition Codes:

Not affected.

Addressing Modes, Execution Time, and Machine Code (hexadecimal/octal/decimal):

Addressing	Execution Time	Number of bytes of	Coding byte o	of First (f machin	
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.
INHERENT	4	1	30	060	048

TXS

Transfer From Index Register to Stack Pointer

Operation:

 $SP \leftarrow (IX) - 0001$

Description:

Loads the stack pointer with the contents of the index regis-

ter, minus one. The contents of the index register remains

unchanged.

Condition Codes:

Not affected.

Addressing	Execution Time	Number of bytes of		of First (f machin	• • •
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.
INHERENT	4	1	35	065	053

Wait for Interrupt

WAI

Operation:

PC ← (PC) + 0001 ↓ (PCL) , SP ← (SP)-0001 ↓ (PCH) , SP ← (SP)-0001 ↓ (IXL) , SP ← (SP)-0001 ↓ (IXH) , SP ← (SP)-0001 ↓ (ACCA) , SP ← (SP)-0001 ↓ (ACCB) , SP ← (SP)-0001 ↓ (CC) , SP ← (SP)-0001

Condition Codes:

Not affected.

Description:

The program counter is incremented (by 1). The program counter, index register, and accumulators A and B, are pushed into the stack. The condition codes register is then pushed into the stack, with condition codes H, I, N, Z, V, C going respectively into bit positions 5 thru 0, and the top two bits (in bit positions 7 and 6) are set (to the 1 state). The stack pointer is decremented (by 1) after each byte of data is stored in the stack.

Execution of the program is then suspended until an interrupt from a peripheral device is signalled, by the interrupt request control input going to a low state.

When an interrupt is signalled on the interrupt request line, and provided the I bit is clear, execution proceeds as follows. The interrupt mask bit is set. The program counter is then loaded with the address stored in the internal interrupt pointer at memory locations (n-7) and (n-6), where n is the address corresponding to a high state on all lines of the address bus.

Condition Codes:

- H: Not affected.
- I: Not affected until an interrupt request signal is detected on the interrupt request control line. When the interrupt request is received the I bit is set and further execution takes place, provided the I bit was initially clear.

N: Not affected.Z: Not affected.V: Not affected.C: Not affected.

Addressing	Execution Time	Number of bytes of		of First (f machin	(or only) e code
Modes	(No. of cycles)	machine code	HEX.	OCT.	DEC.
INHERENT	9	1	3E	076	062

Addressing Mode of	First	Operand
Second Operand	Accumulator A	Accumulator B
IMMediate	CCC A #Number CCC A #symbol CCC A #expression CCC A #'C	CCC B #Number CCC B #symbol CCC B #expression CCC B #'C
DIRect or EXTended	CCC A Number CCC A symbol CCC A expression	CCC B Number CCC B symbol CCC B expression
INDexed	CCC A X CCC Z ,X CCC A Number,X CCC A symbol,X CCC A expression,X	CCC B X CCC B ,X CCC B Number,X CCC B symbol,X CCC B expression,X

Notes: 1. CCC = Mnemonic operator of source instruction 2. "symbol" may be the special symbol "*" 3. "expression" may contain the special symbol "*" 4. space may be omitted before A or B

Applicable to the Following Source Instructions:

ADC ADD AND BIT CMP EOR LDA ORA SBC SUB

TABLE A-1. Addressing Formats (1)

^{*}Special symbol indicating program-counter

Addressing Mode of	First Operand			
Second Operand	Accumulator A	Accumulator B		
DIRect or EXTended	STA A Number	STA B Number		
	STA A symbol	STA B symbol		
	STA A expression	STA B expression		
INDexed	STA A X	STA B X		
	STA A ,X	STA B ,X		
	STA A Number,X	STA B Number,X		
	STA A symbol,X	STA B symbol,X		
	STA A expression,X	STA B expression,X		

Notes: 1. "symbol" may be the special symbol "*".
2. "expression" may contain the special symbol "*".
3. space may be omitted before A or B.

Applicable to the Source Instruction:

STA

TABLE A-2. Addressing Formats (2)

^{*}Special symbol indicating program-counter

Operand or Addressing Mode	Formats
Accumulator A	CCC A
Accumulator B	CCC B
EXTended	CCC Number CCC symbol CCC expression
INDexed	CCC X CCC ,X CCC Number,X CCC symbol,X CCC expression,X

Notes: 1. CCC + Mnemonic operator of source instruction.

- 2. "symbol" may be the special symbol "*".3. "expression" may contain the special symbol "*".
- 4. space may be omitted before A or B

Applicable to the Following Source Instructions:

ASL ASR CLR COM DEC INC LSR NEG ROL ROR TST

TABLE A-3. Addressing Formats (3)

Operand	Formats
Accumulator A	CCC A
Accumulator B	CCC B

 $\frac{\text{Notes:}}{2} \ 1. \ \text{CCC} = \text{Mnemonic operator of source instruction} \\ 2. \ \text{space may be omitted before A or B}$

Applicable to the Following Source Instructions:

PSH PUL

TABLE A-4. Addressing Formats (4)

A-72

^{*}Special symbol indicating program-counter

Addressing Mode	Formats		
IMMediate	CCC #number CCC #symbol CCC #expression CCC #'C		
DIRect or EXTended	CCC Number CCC symbol CCC expression		
INDexed	CCC X CCC ,X CCCNumber,X CCC symbol,X CCC expression,X		

Notes: 1. CCC = Mnemonic operator of source instruction
2. "symbol" may be the special symbol "*"
3. "expression" may contain the special symbol "*"

Applicable to the Following Source Instructions:

CPX LDS LDX

*Special symbol indicating program-counter

TABLE A-5. Addressing Formats (5)

Addressing Mode	Formats
DIRect or EXTended	CCC N CCC symbol CCC expression
INDexed	CCC X CCC ,X CCC Number,X CCC symbol,X CCC expression,X

Notes: 1. CCC = Mnemonic operator of source instruction 2. "symbol" may be the special symbol "*" 3. "expression" may contain the special symbol "*"

Applicable to the Following Source Instructions:

STS STX

TABLE A-6. Addressing Formats (6)

Addressing Mode	Formats
EXTended	CCC Number CCC symbol CCC expression
INDexed	CCC X CCC ,X CCC Number,X CCC symbol,X CCC expression,X

Notes: 1. CCC = Mnemonic operator of source instruction

- "symbol" may be the special symbol "*"
 "expression" may contain the special symbol "*"

Applicable to the Following Source Instructions:

TABLE A-7. Addressing Formats (7)

^{*}Special symbol indicating program-counter

^{*}Special symbol indicating program-counter

Addressing Mode	Formats		
RELative	CCC Number CCC symbol CCC expression		


Notes: 1. CCC = Mnemonic operator of source instruction 2. "symbol" may be the special symbol "*" 3. "expression" may contain the special symbol "*"

Applicable to the Following Source Instructions:

BCC BCS BEQ BGE BGT BHI BLE BLS BLT BMI BNE BPL BRA BSR BVC BVS

TABLE A-8. Addressing Formats (8)

^{*}Special symbol indicating program-counter



appendix B

Assembler Directives

APPENDIX B

Definition of the Assembler Directives

Alphabetic List of Assembler Directives

End of program
Equate symbol
Form Constant byte
Form Constant Characters
Form Double Constant Byte
Return to Monitor
Name program
Option
Origin
Advance Listing to top of page
Reserve Memory Bytes
Space n lines

END - End of Program

When the assembler directive "END", is used, it marks the end of a source program and can be followed only by a statement containing the assembler directive "MON" or another program.

The operator in the last statement of a source program must be either "END" or "MON". If the program ends with a "MON" directive, the use of "END" is optional.

The "END" directive must not be written with a label, and it does not have an operand.

The "END" directive is not translated into object code.

EQU - Equate Symbol

The "EQU" directive is used to assign a value to a symbol. The "EQU" statement must contain a label which is identical with the symbol being defined. The operand field may contain the numerical value of the symbol (decimal, hexadecimal, octal, or binary). Alternatively, the operand field may be another symbol or an expression which can be evaluated by the assembler. The EQU statement is not translated into object code.

The following are examples of valid "EQU" statements:

Location	Data	Label	Operator	Operand
	0A01	SUN	EQU	\$A01
	0003	AB	EQU	3
	0A01	AA	EQU	SUN
	0A04	AC	EQU	AB+AA
	0FC1	ABC	B 1	\$FC1

Relating to the use of a symbol or an expression in the operand field, only one level of forward referencing will assemble correctly. This reflects a two-pass characteristic of the assembly process. An (illegal) example of two levels of forward referencing would be:

Ε	EQU	١
Υ	EQU	(
С	EÓU	

This will not assemble correctly because E will not be assigned a numerical value at the end of pass 2. E and Y are both undefined throughout pass 1. E is undefined throughout pass 2 and will cause an error message.

FCB - Form Constant Byte

The "FCB" directive may have one or more operands, separated by commas. An 8-bit unsigned binary number, corresponding to the value of each operand is stored in a byte of the object program. If there is more than one operand, they are stored in successive bytes. The operand field may contain the actual value (decimal, hexadecimal, octal, or binary). Alternatively, the operand may be a symbol or an expression which can be assigned a numerical value by the assembler.

An "FCB" directive followed by one or more void operands separated by commas will store zeros for the void operands.

An "FCB" directive may be written with a label.

Examples of valid "FCB" directives follow:

Location	Data	Label	Operator	Operand
0000	FF	TOP	FCB	\$FF
0001	00	TAB	FCB	,\$F,23,
0002	0F			
0003	17			
0004	00			
0005	E5		FCB	*+\$E0

FCC - Form Constant Characters

The "FCC" directive translates strings of characters into their 7-bit ASCII codes. Any of the characters which correspond to ASCII hexadecimal codes 20 (SP) thru 5F (_) can be processed by this directive.

- Count, comma, text. Where the count specifies how many ASCII characters to generate and the text begins following the first comma of the operand. Should the count be longer than the text, spaces will be inserted to fill the count. Maximum count is 255.
- Text enclosed between identical delimiters, each being any single character. (If the delimiters are numbers, the text must not begin with a comma.)

If the string in the operand comprises more than one character, the ASCII codes corresponding to the successive characters are entered into successive bytes of memory.

An "FCC" directive may be written with a label.

The following are examples of valid "FCC" directives:

Location	Data	Labe1	Operator	Operand
0A00	54	MSG1	FCC	/TEXT/
0A01 0A02	45 58			
0A03	54			
0A04	54	MSG2	FCC	9,TEXT
0A05 0A06	45 58			
0A07	54			
80A0	20			
0A09	20			
OAOA OAOB	20 20			
OAOC	20			

FDB - Form Double Constant Byte

The "FDB" directive may have one or more operands separated by commas. The 16-bit unsigned binary number, corresponding to the value of each operand is stored in two bytes of the object program. If there is more than one operand, they are stored in successive bytes. The operand field may contain the actual value (decimal, hexadecimal, octal, or binary). Alternatively, the operand may be a symbol or an expression which can be assigned a numerical value by the assembler.

An "FDB" directive followed by one or more void operands separated by commas will store zeros for the void operands.

An "FDB" directive may be written with a label.

Examples of valid "FDB" directives follow:

0014 000F 0016 00EF 0018 0000	Location	Data	Label	Operator	Operand
00171	0012 0014 0016	0000 000F 00EF			2 ,\$F,\$EF,,\$AFF

MON - Return to Monitor

The assembler directive "MON", if used, must be in the last statement of a source program. (See assembler directive "END" above.) The "MON" directive instructs the assembler that the source program just completed is the last to be assembled, and it returns control to the 680b PROM Monitor.

The last statement of a source program must contain either "END" or "MON".

The assembler directive "MON" must not be written with a label, and no operand is used.

The "MON" directive is not translated into object code.

NAM - Name

The "NAM" (or NAME) directive names the program, or provides the top of page heading text meaningful to users of the assembly.

The "NAM" directive must not be written with a label. The "NAM" directive cannot distinguish the operand field from the comment field. Both the operand field and the comment field are treated as continuous text.

No object code results from the "NAM" directive.

OPT - Option

The "OPT" directive is used to give the programmer optional control of the format of assembler output. The details of the "OPT" directive depend on the version of the 680b Resident Assembler being used. When the Assembler becomes available, details of the "OPT" directive will be included in the documentation.

ORG - Origin

The assembler directive "ORG" defines the numerical address of the first byte of machine code which results from the assembly of the immediately subsequent section of a source program. There may be any number of "ORG" statements in a program. The "ORG" directive sets the program counter to the value expressed in the operand field.

The operand field may contain the actual value (decimal, hexadecimal, octal, or binary) to which the program counter is to be set. Alternatively, the operand field may contain a symbol or an expression which can be assigned a numerical value by the assembler.

The location counter is initialized before each assembly. If no "ORG" statement appears at the beginning of the program, the location counter will begin as if an "ORG" zero had been entered.

An "ORG" directive must not be written with a label.

The ORG statement does not translate into object code.

The following are examples of valid ORG statements:

Location	Data	Labe1	Operator	Operand
0064 AF23	1100	(blank) (blank)	ORG ORG	100 \$AF23
1100	1100	BEGIN (blank)	EQU ORG	\$1100 BEGIN

PAGE - Advance Paper to Top of Next Page

The "PAGE" directive causes the Assembler to advance the paper to the top of the next page. The PAGE directive does not appear on the program listing. No label or operand is used, and no machine code results.

RMB - Reserve Memory Bytes

The "RMB" directive causes the location counter to be increased by the value of the operand field. This reserves a block of memory whose length is equal to the value of the operand field. The operand field may contain the actual number (decimal, hexadecimal, octal or binary) equal to the number of bytes to be reserved. Alternatively, the operand may be a symbol or an expression which can be assigned a numerical value by the assembler.

The block of memory which is reserved by the "RMB" directive is unchanged by that directive.

The "RMB" directive may be written with a label.

Examples of valid "RMB" directives follow (the data column indicates the number of bytes being reserved):


Location	Data	Labe1	Operator	Operand
0100	0004	TABLE 1	RMB	4
0104	0014		RMB	20
0118	0014		RMB	20

SPC - Space N Lines

The "SPC" directive provides n vertical spaces for formatting the program listing. It does not itself appear in the listing. The number of lines to be left blank is stated by an operand in the operand field.

The operand would normally contain the actual number (decimal, hexadecimal, octal, or binary) equal to the number of lines to be left blank. A symbol or an expression is also allowed.

The "SPC" directive must not be written with a label.



appendix C

Input/Output Information

APPENDIX C, INPUT/OUTPUT INFORMATION

ACIA

The 680b is supplied with an Asynchronous Communications Interface Adapter (ACIA) for the purpose of handling serial input and output operations. Initialization and control of this I/O port is usually handled by system software such as the PROM Monitor.

The following information concerning the ACIA registers is included for those who wish to do their own initialization and I/O handling.

ACIA Registers

Transmit Data Register (TDR)

Writing data into the Transmit Data Register causes the Transmit Data Register Empty bit in the Status Register to go low. Data can then be transmitted. If the transmitter is idling and no character is being transmitted, then the transfer will take place within one bit time of the trailing edge of the Write command. If a character is being transmitted, the new data character will commence as soon as the previous character is complete. The transfer of data causes the Transmit Data Register Empty (TDRE) bit to indicate empty.

Receive Data Register (RDR)

Data is automatically transferred to the empty Receive Data Register (RDR) from the receiver descrializer (a shift register) upon receiving a complete character. This event causes the Receive Data Register Full bit (RDRF) in the status buffer to go high (full). Data may then be read through the bus by addressing the ACIA and selecting the Receive Data Register with RS and R/W high when the ACIA is enabled. The non-destructive read cycle causes the RDRF bit to be cleared to empty although the data is retained in the RDR. The status is maintained by RDRF as to whether or not the data is current. When the Receive Data Register is full, the automatic transfer of data from the Receiver Shift Register to the Data Register is inhibited and the RDR contents remain valid with its current status stored in the Status Register.

Control Register

The ACIA Control Register consists of eight bits of write-only buffer that are selected when RS and R/W are low. This register controls the function of the receiver, transmitter, interrupt enables, and the Request-to-Send peripheral/modem control output.

Counter Divide Select Bits (CRO and CRI) - The Counter Divide Select Bits (CRO and CRI) determine the divide ratios utilized in both the transmitter and receiver sections of the ACIA. Additionally, these bits are used to provide a master reset for the ACIA which clears the Status Register (except for external conditions on $\overline{\text{CTS}}$ and $\overline{\text{DCD}}$) and initializes both the receiver and transmitter. Master reset does not affect other Control Register bits. Note that after power-on or a power fail/restart, these bits must be set high to reset the ACIA. After resetting, the clock divide ratio may be selected. These counter select bits provide for the following clock divide ratios:

CR1	CRO	Function	
0	0	÷l	
0	1	÷16	
1	0	÷64	
1	1	Master Reset	

Word Select Bits (CR2, C3, and CR4) - The Word Select bits are used to select word length, parity, and the number of stop bits. The encoding format is as follows:

CR4	CR3	CR2	Function		
0	0	0	7 Bits + Even Parity + 2 Stop Bits		
0	0	1	7 Bits + Odd Parity + 2 Stop Bits		
0	1	0	7 Bits + Even Parity + 1 Stop Bit		
0	1	1	7 Bits + Odd Parity + 1 Stop Bit		
1	0	0	8 Bits + 2 Stop Bits		
1	0	1	8 Bits + 1 Stop Bit		
1	1	0	8 Bits + Even Parity + 1 Stop Bit		
1	1	1	8 Bits + Odd Parity + 1 Stop Bit		

Transmitter Control Bits (CR5 and CR6) - Two Transmitter Control bits provide for the control of the interrupt from the Transmit Data Register Empty condition, the Request-to-Send output, and the transmission of a Break level (space). The following encoding format is used:

CR6	CR5	Function		
0	0	$\overline{\text{RTS}}$ = low, Transmitting Interrupt Disabled.		
0	1	RTS = low, Transmitting Interrupt Enabled.		
1	0	RTS = high, Transmitting Interrupt Disabled.		
1	1	RTS = low, Transmits a Break level on the Transmit Data Output, Transmitting Interrupt Disabled.		

Receive Interrupt Enable Bit (CR7) - Interrupts will be enabled by a high level in bit position 7 of the Control Register (CR7). Interrupts from the receiver section, Receive Data Register Full being high or by a low to high transition on the Data Carrier Detect signal line, are enabled or disabled by the Receive Interrupt Enable Bit.

Status Register

Information on the status of the ACIA is available to the MPU by reading the ACIA Status Register. This read-only register is selected when RS is low and R/W is high. Information stored in this register indicates the status of the Transmit Data Register, the Receive Data Register and error logic, and the peripheral/modem status inputs of the ACIA.

Receive Data Register Full (RDRF), Bit O - Receive Data Register Full indicates that received data has been transferred to the Receive Data Register. RDRF is cleared after an MPU read of the Receive Data Register or by a master reset. The cleared or empty state indicates that the contents of the Receive Data Register are not current. Data Carrier Detect being high also causes RDRF to indicate empty.

Transmit Data Register Empty (TDRE), Bit 1 - The Transmit Data Register Empty bit being set high indicates that the Transmit Data Register contents have been transferred and that new data may be entered. The low state indicates that the register is full and that transmission of a new character has not begun since the last write data command.

Data Carrier Detect (DCD), Bit 2 - The Data Carrier Detect bit will be high when the \overline{DCD} input from a modem has gone high to indicate that a carrier is not present. This bit going high causes an Interrupt Request to be generated when the Receive Interrupt Enable is set. It remains high after the \overline{DCD} input is returned low until cleared by first reading the Status Register and then the Data Register or until a master reset occurs. If the \overline{DCD} input remains high after read status and read data or master reset have occurred, the \overline{DCD} status bit remains high and will follow the \overline{DCD} input.

Framing Error (FE), Bit 4 - Framing error indicates that the received character is improperly framed by a start and a stop bit and is detected by the absence of the 1st stop bit. This error indicates a synchronization error, faulty transmission, or a break condition. The framing error flag is set or reset during the receive data transfer time. Therefore, this error indicator is present throughout the time that the associated character is available.

Receiver Overrun (OVRN), Bit 5 - Overrun is an error flag that indicates that one or more characters in the data stream were lost. That is, a character or a number of characters were received but not read from the Receive Data Register (RDR) prior to subsequent characters being received. The overrun condition begins at the midpoint of the last bit of the second character received in succession without a read of the RDR having occurred. The Overrun does not occur in the Status Register until the valid character prior to Overrun has been read. The RDRF bit remains set until the Overrun is reset. Character synchronization is maintained during the Overrun condition. The Overrun indication is reset after the reading of data from the Receive Data Register. Overrun is also reset by the Master Reset.

Parity Error (PE), Bit 6 - The parity error flag indicates that the number of highs (ones) in the character does not agree with the preselected odd or even parity. Odd parity is defined to be when the total number of ones is odd. The parity error indication will be present as long as the data character is in the RDR. If no parity is selected, then both the transmitter parity generator output and the receiver parity check results are inhibited.

Interrupt Request (IRQ), Bit 7 - The IRQ bit indicates the state of the \overline{IRQ} output. Any interrupt condition with its applicable enable will be indicated in this status bit. Anytime the \overline{IRQ} output is low, the IRQ bit will be high to indicate the interrupt or service request status.

Paper Tape Reader Control

When the paper tape reader control circuit is used, the $\overline{\text{RTS}}$ output of the ACIA turns the reader on and off. When $\overline{\text{RTS}}$ is high, the reader will be on. When $\overline{\text{RTS}}$ is low, the reader will be off. Therefore, the reader is turned on when CR6 is 1 and CR5 is 0. This also turns off input interrupts. (See ACIA Control Register above.) The reader is off for the three other possible combinations of CR6 and CR5.

Interrupt Vectors

The processor interrupt vectors are located in locations FFF8 through FFFF within the 680b PROM Monitor. The contents of the interrupt vectors depends on the version of the Monitor being used. Refer to Section VI of the System Monitor Manual for further information.



2450 Alamo SE Albuquerque, NM 87106

